ANALOG
DEVICESFault Protection, 6 Ω R_{0N}, SPST Switch with
0.6 kΩ Feedback Channel

Data Sheet

ADG5401F

FEATURES

Analog output protection and detection solution Overvoltage protection up to ± 60 V on S and SFB pins Power off protection up to ±60 V on S and SFB pins Integrated 0.6 kΩ secondary feedback channel Known output under all conditions User enabled, power-on condition pulls source to 0 V Known state without digital inputs present Optimized resistance for measurement channel and feedback channel Low on resistance of 6 Ω typical on signal channel Ultraflat, on resistance on signal channel Latch-up immune 3 mm × 2 mm LFCSP V_{ss} to V_{DD} –2 V signal range Fully specified at ±15 V, ±20 V, +12 V, and +36 V ±5 V to ±22 V dual-supply operation 8 V to 44 V single-supply operation

APPLICATIONS

Rev. 0

DAC output protection Amplifier output protection Analog output modules Process control/distributed control systems Data acquisition Instrumentation


COMPANION PRODUCTS

Current/Voltage Output DAC: AD5423 Precision Amplifier: ADA4077-1 Rail-to-Rail Output, JFET Op Amp: ADA4625-1

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The ADG5401F main channel switch is a SPST, low on-resistance switch that features overvoltage protection, power off protection, and overvoltage detection on the source pins (S and SFB). The ADG5401F also features a protected secondary feedback channel for use with digital-to-analog converter (DAC) or amplifier outputs.

When no power supplies are present, the switch remains in the off condition, and the switch inputs are high impedance.

When powered, if the analog input signal levels on the S pin exceed V_{DD} or V_{SS} by a threshold voltage (V_T) the switch turns off, the open-drain FF pin pulls to a logic low and a path between the D and DFB pins is switched on to prevent an open-loop condition on the amplifier output. Input signal levels up to +60 V or -60 V relative to ground are blocked, in both the powered and unpowered condition. The selectable POC pin function allows the protected switch terminal, S, to be connected to GND to minimize glitches on the output. The switch turns on with a Logic 1 input and conducts equally well in both directions. The digital input is compatible with 1.8 V logic inputs over the full operating supply range.

PRODUCT HIGHLIGHTS

- 1. Source pin is protected against voltages greater than the supply rails, up to -60 V and +60 V in both powered and unpowered states.
- 2. Overvoltage detection with digital output indicates operating state of switches.
- 3. Trench isolation guards against latch-up.
- The ADG5401F can operate from a dual supply range of ±5 V to ±22 V or a single-supply range of +8 V to +44 V.
- 5. Negative channel metal oxide semiconductor (NMOS) only architecture requires 2 V headroom toward V_{DD} and provides low R_{ON} and ultraflat R_{ON} across the V_{SS} to V_{DD} 5 V signal range.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.Tel: 781.329.4700©2020 Analog Devices, Inc. All rights reserved.Technical Supportwww.analog.com

TABLE OF CONTENTS

Features
Applications 1
Companion Products1
Functional Block Diagram 1
General Description
Product Highlights 1
Revision History
Specifications
±15 V Dual Supply3
±20 V Dual Supply6
12 V Single Supply9
36 V Single Supply 12
Continuous Current per Channel, S or D14
Absolute Maximum Ratings
Thermal Resistance
Electrostatic Discharge (ESD) Ratings
ESD Caution15
Pin Configuration and Function Descriptions16
Typical Performance Characteristics17
Test Circuits

REVISION HISTORY

8/2020—Revision 0: Initial Version

Terminology
Theory of Operation
Switch Architecture
Overvoltage Fault Protection
Applications Information
Power Supply Rails
Power Supply Recommendations
Power Supply Sequencing Protection
Signal Range
Low Impedance Output Channel Protection
Intelligent Fault Detection
Large Voltage, High Frequency Signals
Amplifier or DAC Output Protection
Open-Loop Prevention
Power-On Condition
Switches in a Known State
High Voltage Surge Suppression
Outline Dimensions
Ordering Guide

SPECIFICATIONS

Table 1. Operating Supply Voltages

Parameter	Min	Тур	Max	Unit
SUPPLY VOLTAGE				
Dual	±5		±22	V
Single	8		44	V

±15 V DUAL SUPPLY

 V_{DD} = 15 V \pm 10%, V_{SS} = –15 V \pm 10%, and GND = 0 V, unless otherwise noted.

Parameter	+25°C	–40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					$V_{DD} = 13.5 V, V_{SS} = -13.5 V$
Analog Signal Range	V _{ss} to			V	
	$V_{DD}-2$				
On Resistance, R _{on}	6			Ωtyp	Source voltage $(V_S) = V_{SS}$ to 10 V, source current $(I_S) =$ 10 mA
	8.5	10.5	12.5	Ωmax	
	5.5			Ωtyp	$V_s = V_{ss}$ to 9 V, $I_s = 10$ mA
	7.5	9.5	11.5	Ωmax	
On-Resistance Flatness, R _{FLAT (ON)}	0.35			Ωtyp	$V_s = V_{ss}$ to 10 V, $I_s = 10$ mA
	0.5	0.6	0.7	Ωmax	
	0.02			Ωtyp	$V_s = V_{ss}$ to 9 V, $I_s = 10$ mA
	0.04	0.05	0.05	Ωmax	
Feedback On Resistance, RFEEDBACK	0.6			kΩ typ	$V_s = V_{ss}$ to 10 V, $I_s = -100 \ \mu A$
	2.6	3.3	3.8	kΩ max	
LEAKAGE CURRENTS					$V_{DD} = 16.5 V, V_{SS} = -16.5 V$
Source Off Leakage, Is (Off)	±0.1			nA typ	$V_{S} = \pm 10 \text{ V},$ drain voltage (V_{D}) = $\mp 10 \text{ V}$
	±0.15	±2.5	±35	nA max	
			±11.5	nA max	–40°C to +105°C
Drain Off Leakage, I _D (Off)	±0.1			nA typ	$V_S=\pm 10~V, V_D=\mp~10~V$
	±0.15	±2.5	±35	nA max	
			±11.5	nA max	–40°C to +105°C
Channel On Leakage, I₂ (On), I₅ (On)	±0.1			nA typ	$V_{s} = \pm 10 V, V_{D} = \pm 10 V$
	±0.3	±3	±40	nA max	
			±12	nA max	–40°C to +105°C
Source Feedback Off Leakage, I_{SFB} (Off)	±0.1			nA typ	SFB voltage (V _{SFB}) = ± 10 V, DFB voltage (V _{DFB}) = ∓ 10 V
	±0.15	±2.5	±35	nA max	
			±11.5	nA max	–40°C to +105°C
Drain Feedback Off Leakage, IDFB (Off)	±0.1			nA typ	$V_{SFB}=\pm10~V, V_{DFB}=\mp10~V$
	±0.15	±2.5	±35	nA max	
			±11.5	nA max	–40°C to +105°C
Channel On Feedback Leakage, IDFB (On), ISFB (On)	±0.1			nA typ	$V_{SFB} = \pm 10 \text{ V}, V_{DFB} = \pm 10 \text{ V}$
	±0.3	±3	±40	nA max	
			±12	nA max	–40°C to +105°C

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
FAULT (ON S AND SFB PINS)					
VT	0.7			V typ	
Source Leakage Current, Is					
With Overvoltage			±55	μA typ	$V_{DD} = 16.5 V, V_{SS} = -16.5 V,$ GND = 0 V, V _S = ±60 V
Power Supplies Grounded or Floating			±11	μA typ	$\begin{split} V_{DD} &= 0 \text{ V or floating,} \\ V_{SS} &= 0 \text{ V or floating,} \\ GND &= 0 \text{ V, } \text{ IN } = 0 \text{ V or } \\ floating, \text{ V}_S &= \pm 60 \text{ V} \end{split}$
Drain Leakage Current, I _D					
With Overvoltage	±0.1			nA typ	$V_{DD} = 16.5 V, V_{SS} = -16.5 V,$ GND = 0 V, V _S = ±60 V
	±0.3	±5	±55	nA max	
Power Supplies Grounded	±0.1			nA typ	$ V_{DD} = 0 V, V_{SS} = 0 V, GND = 0 V, \\ V_{S} = \pm 60 V, IN = 0 V $
	±0.3	±5	±55	nA max	
Power Supplies Floating			±2	μA typ	$\label{eq:VDD} \begin{split} V_{DD} &= floating, \ V_{SS} = floating, \\ GND &= 0 \ V, \ V_S = \pm 60 \ V, \\ IN &= 0 \ V \end{split}$
DIGITAL INPUTS/OUTPUTS					
Input Voltage High, V _{INH}			1.3	V min	
Input Voltage Low, VINL			0.8	V max	
Input Low or High Current, IINL or IINH	2.5			μA typ	Input voltage (V_{IN}) = 0 V or 5 V
			5	µA max	
Digital Input Capacitance, C _№	5			pF typ	
Output Voltage Low, V _{OL}	0.4			V max	Fault flag current (I_{FF}) = 2 mA
DYNAMIC CHARACTERISTICS					
On Time, t _{on}	14.2			μs typ	Load resistance (R_L) = 300 Ω , load capacitance (C_L) = 35 pF, V_S = 10 V
	17	17.2	17.2	µs max	
Off Time, t _{OFF}	185			ns typ	$R_L = 300 \Omega, C_L = 35 pF, V_S = 10 V$
	220	220	220	ns max	
Overvoltage Response Time, tresponse					
Positive	230			ns typ	$R_L = 1 k\Omega$, $C_L = 5 pF$
	230	240	240	ns max	
Negative	0.8			µs typ	$R_L = 1 k\Omega$, $C_L = 5 pF$
	1	1.1	1.2	µs max	
Overvoltage Recovery Time, tRECOVERY	11.7			µs typ	$R_L = 1 k\Omega, C_L = 5 pF$
	14.4	14.5	14.5	µs max	
Interrupt Flag Response Time, tDIGRESP	80			ns typ	Pull-up resistor (R_{PULLUP}) = 1 k Ω , C _L = 12 pF, pull-up voltage (V_{PULL_UP}) = 5 V
	00	05	100		pull-up voltage (v_{PULL_UP}) = 5 v
Interrupt Flag Recovery Time, tDIGREC	90 1.5	95	100	ns max µs typ	$R_{PULLUP} = 1 \text{ k}\Omega, C_L = 12 \text{ pF},$ $V_{PULL_UP} = 5 \text{ V}$
	2	2.2	2.2	µs max	
Charge Injection, Q _{INJ}	-230	<i>L.L</i>	<i></i>	pC typ	$V_{s} = 0 V,$
	250			PC (3P	source resistor (R _s) = 0 Ω , C _L = 1 nF

Data Sheet

Parameter	+25°C	–40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Off Isolation	-70			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, frequency (f) = 1 MHz
Total Harmonic Distortion Plus Noise, THD + N	0.001			% typ	$\label{eq:RL} \begin{split} R_L &= 10 \; k\Omega, V_S = 10 \; V \; p\text{-}p, \\ f &= 20 \; Hz \; to \; 20 \; \text{kHz} \end{split}$
–3 dB Bandwidth	460			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$
Insertion Loss	-0.5			dB typ	$\label{eq:RL} \begin{split} R_L &= 50 \; \Omega, C_L = 5 \; pF, \\ f &= 1 \; MHz \end{split}$
Source Off Capacitance, C _s (Off)	9			pF typ	$V_s = 0 V, f = 1 MHz$
Drain Off Capacitance, C _D (Off)	11			pF typ	$V_{s} = 0 V, f = 1 MHz$
Drain On Capacitance and Source On Capacitance, C_D (On) and C_S (On)	19			pF typ	$V_s = 0 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{DD} = 16.5 V, V_{SS} = -16.5 V,$ GND = 0 V, digital inputs = 0 V or 5 V
Normal Mode					
Positive Supply Current, IDD	165			μA typ	
	240		240	μA max	
GND Current, IGND	85			μA typ	
	120		120	μA max	
Negative Supply Current, Iss	80			μA typ	
	120		120	μA max	
Fault Mode (on S and SFB Pins)					$V_S = \pm 60 V$
IDD	140			μA typ	
	230		230	μA max	
I _{GND}	100			μA typ	
	150		150	μA max	
I _{SS}	65			μA typ	
	110		110	μA max	

±20 V DUAL SUPPLY

 V_{DD} = 20 V \pm 10%, V_{SS} = –20 V \pm 10%, and GND = 0 V, unless otherwise noted.

Table 3.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					$V_{DD} = 18 \text{ V}, \text{ V}_{SS} = -18 \text{ V}$
Analog Signal Range	Vss to			V	
	$V_{\text{DD}}-2$				
Ron	6			Ωtyp	$V_{s} = V_{ss}$ to 15 V, $I_{s} = 10$ mA
	8.5	10.5	12.5	Ωmax	
	5.5			Ωtyp	$V_{s} = V_{ss}$ to 13.5 V, $I_{s} = 10$ mA
	7.5	9.5	11.5	Ωmax	
R _{FLAT (ON)}	0.35			Ωtyp	$V_{s} = V_{ss}$ to 15 V, $I_{s} = 10$ mA
	0.5	0.6	0.7	Ωmax	
	0.02			Ωtyp	$V_{s} = V_{ss}$ to 13.5 V, $I_{s} = 10$ mA
	0.04	0.05	0.05	Ωmax	
Rfeedback	0.6			kΩ typ	$V_{s} = V_{ss}$ to 15 V, $I_{s} = 100 \ \mu A$
	2.6	3.3	3.8	kΩ max	
LEAKAGE CURRENTS					$V_{DD} = 22 V, V_{SS} = -22 V$
Is (Off)	±0.1			nA typ	$V_{S} = \pm 15 \text{ V}, V_{D} = \mp 15 \text{ V}$
	±0.2	±2.5	±35	nA max	
			±11.5	nA max	–40°C to +105°C
I _D (Off)	±0.1			nA typ	$V_{s} = \pm 15 \text{ V}, V_{D} = \mp 15 \text{ V}$
	±0.2	±2.5	±35	nA max	
			±11.5	nA max	–40°C to +105°C
I _D (On), I _S (On)	±0.1			nA typ	$V_{s} = \pm 15 V, V_{D} = \pm 15 V$
	±0.3	±3	±40	nA max	
			±12	nA max	−40°C to +105°C
I _{SFB} (Off)	±0.1			nA typ	$V_{SFB} = \pm 15 \text{ V}, V_{DFB} = \mp 15 \text{ V}$
	±0.2	±2.5	±35	nA max	
			±11.5	nA max	−40°C to +105°C
I _{DFB} (Off)	±0.1			nA typ	$V_{SFB} = \pm 15 \text{ V}, V_{DFB} = \mp 15 \text{ V}$
	±0.2	±2.5	±35	nA max	
	_0.2		±11.5	nA max	-40°C to +105°C
I _{DFB} (On), I _{SFB} (On)	±0.1			nA typ	$V_{SFB} = \pm 15 \text{ V}, V_{DFB} = \pm 15 \text{ V}$
	±0.3	±3	±40	nA max	
	_0.0		±12	nA max	-40°C to +105°C
FAULT (ON S AND SFB PINS)					
V _T	0.7			V typ	
				714	
ls					
With Overvoltage			±55	μA typ	$V_{DD} = 22 V, V_{SS} = -22 V,$ GND = 0 V, V _S = ±58 V
Power Supplies Grounded or Floating			±11	µA typ	$V_{DD} = 0$ V or floating, $V_{SS} = 0$ V or floating, GND = 0 V IN = 0 V or floating, V _S = ±60 V

Data Sheet

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ID				T	
With Overvoltage	±0.1			nA typ	$V_{DD} = 22 V, V_{SS} = -22 V,$ GND = 0 V, V _S = ±58 V
	±0.3	±5	±55	nA max	
Power Supplies Grounded	±0.1			nA typ	$V_{DD} = 0 V, V_{SS} = 0 V, GND = 0 V,$ $V_{S} = \pm 60 V, IN = 0 V$
	±0.3	±5	±55	nA max	
Power Supplies Floating			±2	μA typ	$\label{eq:VDD} \begin{split} V_{DD} &= floating, V_{SS} = floating, \\ GND &= 0 \ V, \ V_S = \pm 60 \ V, \ IN = 0 \ V \end{split}$
DIGITAL INPUTS/OUTPUTS					
VINH			1.3	V min	
VINL			0.8	V max	
Inl or Inh	2.5			μA typ	$V_{IN} = 0 V \text{ or } 5 V$
			5	μA max	
CIN	5			pF typ	
V _{OL}	0.4			V max	$I_{FF} = 2 \text{ mA}$
DYNAMIC CHARACTERISTICS					
ton	15.9			µs typ	$R_L = 300 \Omega, C_L = 35 pF, V_S = 10 V$
	19.1	19.3	19.4	µs max	
toff	180			ns typ	$R_L = 300 \Omega, C_L = 35 pF, V_s = 10 V$
	210	220	220	ns max	
tresponse					
Positive	230			ns typ	R∟ = 1 kΩ, C∟ = 5 pF
	230	230	230	ns max	
Negative	0.7			µs typ	$R_L = 1 k\Omega, C_L = 5 pF$
-	0.9	0.9	1	µs max	
trecovery	13.8			μs typ	$R_{L} = 1 k\Omega, C_{L} = 5 pF$
	16.8	16.9	16.9	µs max	
tdigresp	80			ns typ	$R_{PULLUP} = 1 \text{ k}\Omega, \text{C}_{L} = 12 \text{ pF},$ $V_{PULL_UP} = 5 \text{ V}$
	90	95	100	ns max	
t _{DIGREC}	1.9			µs typ	$\label{eq:Rpullup} \begin{split} R_{\text{PULLUP}} &= 1 \; k\Omega, C_{\text{L}} = 12 \; p\text{F}, \\ V_{\text{PULL}_\text{UP}} &= 5 \; \text{V} \end{split}$
	2.4	2.6	2.6	µs max	
QINJ	-270			pC typ	$V_s = 0 V, R_s = 0 \Omega, C_L = 1 nF$
Off Isolation	-70			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$
THD + N	0.001			% typ	$R_L = 10 \text{ k}\Omega$, $V_S = 10 \text{ V p-p}$, f = 20 Hz to 20 kHz
–3 dB Bandwidth	450			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$
Insertion Loss	-0.5			dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz$
Cs (Off)	8			pF typ	$V_{s} = 0 V, f = 1 MHz$
C _D (Off)	10			pF typ	$V_{s} = 0 V, f = 1 MHz$
C _D (On), C _s (On)	18			pF typ	$V_{s} = 0 V, f = 1 MHz$

Parameter	+25°C	–40°C to +85°C	–40°C to +125°C	Unit	Test Conditions/Comments
POWER REQUIREMENTS					$V_{DD} = 22 V, V_{SS} = -22 V, GND = 0 V,$ digital inputs = 0 V or 5 V
Normal Mode					
lod	165			μA typ	
	240		240	μA max	
Ignd	85			μA typ	
	120		120	μA max	
I _{ss}	80			μA typ	
	120		120	μA max	
Fault Mode (on S and SFB Pins)					$V_s = \pm 58 V$
lod	140			μA typ	
	230		230	μA max	
Ignd	100			μA typ	
	150		150	μA max	
lss	65			μA typ	
	110		110	µA max	

12 V SINGLE SUPPLY

 V_{DD} = 12 V \pm 10%, V_{SS} = 0 V \pm 10%, and GND = 0 V, unless otherwise noted.

Table 4.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					$V_{DD} = 10.8 V, V_{SS} = 0 V$
Analog Signal Range	Vss to			V	
	$V_{\text{DD}}-2$				
Ron	6			Ω typ	$V_{s} = 0 V to 8 V$, $I_{s} = 10 mA$
	8.5	10.5	12.5	Ωmax	
	5.5			Ω typ	$V_s = 0 V$ to 6 V, $I_s = 10 mA$
	7.5	9.5	11.5	Ωmax	
R _{FLAT (ON)}	0.6			Ωtyp	$V_{s} = 0 V to 8 V$, $I_{s} = 10 mA$
	0.8	0.9	1.0	Ωmax	
	0.01			Ω typ	$V_s = 0 V$ to 6 V, $I_s = 10 mA$
	0.04	0.05	0.05	Ωmax	
Rfeedback	0.6			kΩ typ	$V_s = V_{ss}$ to 8 V, $I_s = 100 \ \mu A$
	2.7	3.4	3.9	kΩ max	
LEAKAGE CURRENTS					$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V}$
Is (Off)	±0.1			nA typ	V_{S} = 1 V to 10 V, V_{D} = 10 V to 1 V
	±0.15	±2.5	±35	nA max	
			±11.5	nA max	-40°C to +105°C
I _D (Off)	±0.1			nA typ	V_{S} = 1 V to 10 V, V_{D} = 10 V to 1 V
	±0.15	±2.5	±35	nA max	
			±11.5	nA max	−40°C to +105°C
I _D (On), I _s (On)	±0.1			nA typ	V_{S} = 1 V to 10 V, V_{D} = 10 V to 1 V
	±0.3	±3	±40	nA max	
			±12	nA max	-40°C to +105°C
I _{SFB} (Off)	±0.1			nA typ	$V_{SFB} = 1 V \text{ to } 10 V, V_{DFB} = 10 V \text{ to } 1 V$
	±0.15	±2.5	±35	nA max	
			±11.5	nA max	-40°C to +105°C
I _{DFB} (Off)	±0.1			nA typ	$V_{SFB} = 1 V \text{ to } 10 V, V_{DFB} = 10 V \text{ to } 1 V$
	±0.15	±2.5	±35	nA max	
			±11.5	nA max	-40°C to +105°C
Idfb (On), Isfb (On)	±0.1			nA typ	$V_{SFB} = V_{DFB} = 1 \text{ V to } 10 \text{ V}$
	±0.3	±3	±40	nA max	
			±12	nA max	-40°C to +105°C
FAULT (ON S AND SFB PINS)	1				
V _T	0.7			V typ	
ls					
With Overvoltage			±55	μA typ	$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V}, \text{GND} = 0 \text{ V},$ $V_{S} = \pm 60 \text{ V}$
Power Supplies Grounded or Floating			±11	μA typ	$V_{DD} = 0$ V or floating, $V_{SS} = 0$ V or floating, GND = 0 V, IN = 0 V or floating $V_S = \pm 60$ V

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ID					
With Overvoltage	±0.1			nA typ	$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V}, \text{GND} = 0 \text{ V},$ $V_{S} = \pm 60 \text{ V}$
	±0.3	±5	±55	nA max	
Power Supplies Grounded	±0.1			nA typ	$V_{DD} = 0 V, V_{SS} = 0 V, GND = 0 V,$ $V_{S} = \pm 60 V, IN = 0 V$
	±0.3	±5	±55	nA max	
Power Supplies Floating			±2	μA typ	V_{DD} = floating, V_{SS} = floating, GND = 0 V, V _S = ±60 V, IN = 0 V
DIGITAL INPUTS/OUTPUTS					
VINH			1.3	V min	
VINL			0.8	V max	
IINL OR IINH	2.5			μA typ	$V_{IN} = 0 V \text{ or } 5 V$
			5	µA max	
CIN	5			pF typ	
V _{OL}	0.4			V max	$I_{FF} = 2 \text{ mA}$
DYNAMIC CHARACTERISTICS					
ton	6.5			µs typ	$R_L = 300 \Omega$, $C_L = 35 pF$, $V_S = 8 V$
	7.6	7.6	7.6	µs max	
toff	285			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$, $V_S = 8 V$
	340	350	350	ns max	
tresponse					
Positive	320			ns typ	$R_L = 1 k\Omega$, $C_L = 5 pF$
	320	330	330	ns max	
Negative	1.3			µs typ	$R_{PULLUP} = 1 \text{ k}\Omega, C_L = 5 \text{ pF}$
	1.5	1.7	1.8	µs max	
trecovery	6.1			µs typ	$R_L = 1 k\Omega$, $C_L = 5 pF$
	7.1	7.7	8	µs max	
tdigresp	80			ns typ	$R_{PULLUP} = 1 \text{ k}\Omega$, $C_L = 12 \text{ pF}$, $V_{PULL_UP} = 5 \text{ V}$
	90	95	100	ns max	
tdigrec	1.3			µs typ	$R_{PULLUP} = 1 \text{ k}\Omega, C_L = 12 \text{ pF}, V_{PULL_UP} = 5 \text{ V}$
	1.7	1.9	1.9	µs max	
Qinj	-120			pC typ	$V_{s} = 6 V, R_{s} = 0 \Omega, C_{L} = 1 nF$
Off Isolation	-55			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$
THD + N	0.0017			% typ	$\label{eq:RL} \begin{split} R_L &= 10 \; k\Omega, V_S = 6 \; V \; p\text{-}p, \\ f &= 20 \; Hz \; to \; 20 \; \text{kHz} \end{split}$
–3 dB Bandwidth	390			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$
Insertion Loss	-0.5			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$
Cs (Off)	12			pF typ	$V_{s} = 6 V, f = 1 MHz$
C _D (Off)	14			pF typ	$V_{s} = 6 V, f = 1 MHz$
C_D (On), C_s (On)	20			pF typ	$V_{s} = 6 V, f = 1 MHz$

Data Sheet

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
POWER REQUIREMENTS					$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V}, \text{GND} = 0 \text{ V},$ digital inputs = 0 V or 5 V
Normal Mode					
l _{DD}	150			μA typ	
	220		220	μA max	
Ignd	90			μA typ	
	130		130	µA max	
Iss	60			μA typ	
	90		90	µA max	
Fault Mode (on S and SFB Pins)					$V_s = \pm 60 V$
ldd	140			μA typ	
	230		230	µA max	
Ignd	100			μA typ	
	150		150	µA max	
lss	65			μA typ	
	110		110	µA max	

36 V SINGLE SUPPLY

 V_{DD} = 36 V \pm 10%, V_{SS} = 0 V \pm 10%, and GND = 0 V, unless otherwise noted.

Table 5.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					$V_{DD} = 32.4 V, V_{SS} = 0 V$
Analog Signal Range	Vss to			V	
	$V_{\text{DD}}-2$				
Ron	6			Ω typ	$V_s = 0 V$ to 30 V, $I_s = 10 mA$
	8.5	10.5	12.5	Ωmax	
	5.5			Ω typ	$V_s = 0 V$ to 27 V, $I_s = 10 mA$
	7.5	9.5	11.5	Ωmax	
R _{FLAT (ON)}	0.6			Ω typ	$V_s = 0 V$ to 30 V, $I_s = 10 mA$
	0.8	0.9	1.0	Ωmax	
	0.01			Ω typ	$V_s = 0 V$ to 27 V, $I_s = 10 mA$
	0.04	0.05	0.05	Ωmax	
RFEEDBACK	0.6			kΩ typ	$V_s = 0 V$ to 30 V, $I_s = 100 \ \mu A$
	2.7	3.4	3.9	kΩ max	
LEAKAGE CURRENTS					$V_{DD} = 39.6 V, V_{SS} = 0 V$
Is (Off)	±0.1			nA typ	$V_{s} = 1 V$ to 30 V, $V_{D} = 30 V$ to 1 V
	±0.15	±2.5	±35	nA max	
			±11.5	nA max	-40°C to +105°C
I⊳ (Off)	±0.1			nA typ	$V_{s} = 1 V \text{ to } 30 V, V_{D} = 30 V \text{ to } 1 V$
	±0.15	±2.5	±35	nA max	
			±11.5	nA max	-40°C to +105°C
I _D (On), I _s (On)	±0.1			nA typ	$V_{s} = 1 V$ to 30 V, $V_{D} = 30 V$ to 1 V
	±0.3	±3	±40	nA max	
			±12	nA max	-40°C to +105°C
I _{SFB} (Off)	±0.1			nA typ	$V_{SFB} = 1 V \text{ to } 30 V$, $V_{DFB} = 30 V \text{ to } 1 V$
	±0.15	±2.5	±35	nA max	
			±11.5	nA max	-40°C to +105°C
I _{DFB} (Off)	±0.1			nA typ	$V_{SFB} = 1 V \text{ to } 30 V, V_{DFB} = 30 V \text{ to } 1 V$
	±0.15	±2.5	±35	nA max	
			±11.5	nA max	-40°C to +105°C
I _{DFB} (On), I _{SFB} (On)	±0.1			nA typ	$V_{SFB} = V_{DFB} = 1 \text{ V to } 30 \text{ V}$
	±0.3	±3	±40	nA max	
			±12	nA max	-40°C to +105°C
FAULT (ON S AND SFB PINS)					
VT	0.7			V typ	
ls					
With Overvoltage			±55	μA typ	$V_{DD} = 39.6 V$, $V_{SS} = 0 V$, $GND = 0 V$, $V_{S} = +60 V$ and $V_{S} = -40 V$
Power Supplies Grounded or Floating			±11	μA typ	$V_{DD} = 0$ V or floating, $V_{SS} = 0$ V or floating, GND = 0 V, IN = 0 V or floating, $V_S = \pm 60$ V

Data Sheet

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
I _D					
With Overvoltage	±0.1			nA typ	$V_{DD} = 39.6 V$, $V_{SS} = 0 V$, $GND = 0 V$, $V_{S} = +60 V$ and $V_{S} = -40 V$
	±0.3	±5	±55	nA max	
Power Supplies Grounded	±0.1			nA typ	$V_{DD} = 0 V, V_{SS} = 0 V, GND = 0 V,$ $V_{S} = \pm 60 V, IN = 0 V$
	±0.3	±5	±55	nA max	
Power Supplies Floating			±2	μA typ	V_{DD} = floating, V_{SS} = floating, GND = 0 V, V_S = ±60 V, IN = 0 V
DIGITAL INPUTS/OUTPUTS					
VINH			1.3	V min	
VINL			0.8	V max	
Inl or Inh	2.5			μA typ	$V_{IN} = 0 V \text{ or } 5 V$
			5	μA max	
CIN	5			pF typ	
V _{OL}	0.4			V max	$I_{FF} = 2 \text{ mA}$
DYNAMIC CHARACTERISTICS					
ton	8.7			µs typ	$R_L = 300 \ \Omega, C_L = 35 \ pF, V_S = 18 \ V$
	10.2	10.3	10.3	µs max	
toff	310			ns typ	$R_L = 300 \ \Omega, C_L = 35 \ pF, V_S = 18 \ V$
	360	360	360	ns max	
tresponse					
Positive	330			ns typ	$R_L = 1 \ k\Omega, C_L = 5 \ pF$
	350	350	350	ns max	
Negative	1.3			µs typ	$R_{PULLUP} = 1 \ k\Omega, C_L = 5 \ pF$
	1.5	1.6	1.8	µs max	
trecovery	6.2			µs typ	$R_L = 1 \ k\Omega, C_L = 5 \ pF$
	9.4	9.4	9.7	µs max	
tdigresp	80			ns typ	$R_{PULLUP} = 1 \ k\Omega, C_L = 12 \ pF, V_{PULL_UP} = 5 \ V$
	95	100	100	ns max	
t DIGREC	3.3			µs typ	$R_{PULLUP} = 1 \ k\Omega, C_L = 12 \ pF, V_{PULL_UP} = 5 \ V$
	6.1	6.3	6.6	µs max	
QINJ	-230			pC typ	$V_S=18~V,~R_S=0~\Omega,~C_L=1~nF$
Off Isolation	-60			dB typ	$R_L = 50 \ \Omega$, $C_L = 5 \ pF$, $f = 1 \ MHz$
THD + N	0.0008			% typ	$\label{eq:RL} \begin{split} R_L &= 10 \; k\Omega, V_S = 18 \; V \; p\mbox{-}p, \\ f &= 20 \; Hz \; to \; 20 \; kHz \end{split}$
–3 dB Bandwidth	395			MHz typ	$R_L = 50 \ \Omega, \ C_L = 5 \ pF$
Insertion Loss	-0.5			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$
Cs (Off)	9			pF typ	$V_{s} = 18 V, f = 1 MHz$
C _D (Off)	11			pF typ	$V_{s} = 18 V, f = 1 MHz$
CD (On), C _s (On)	18			pF typ	$V_s = 18 V, f = 1 MHz$

Parameter	+25°C	–40°C to +85°C	–40°C to +125°C	Unit	Test Conditions/Comments
POWER REQUIREMENTS					$V_{DD} = 39.6 V, V_{SS} = 0 V, GND = 0 V,$ digital inputs = 0 V or 5 V
Normal Mode					
l _{DD}	150			μA typ	
	220		220	μA max	
Ignd	90			μA typ	
	130		130	μA max	
I _{ss}	60			μA typ	
	90		90	μA max	
Fault Mode (on S and SFB Pins)					$V_s = +60 \text{ V}$ and $V_s = -40 \text{ V}$
ldd	140			μA typ	
	230		230	µA max	
Ignd	100			μA typ	
	150		150	µA max	
lss	65			μA typ	
	110		110	µA max	

CONTINUOUS CURRENT PER CHANNEL, S OR D

Table 6.

Parameter	25°C	85°C	125°C	Unit	Test Conditions/Comments
CONTINUOUS CURRENT, S OR D					
$\theta_{JA} = 170^{\circ}C/W$	163	105	63	mA max	$V_{S} = V_{SS}$ to $V_{DD} - 5 V$
	151	99	61	mA max	$V_{S} = V_{SS}$ to $V_{DD} - 2 V$

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$, unless otherwise noted.

Table 7.

Parameter	Value
V _{DD} to V _{SS}	60 V
V _{DD} to GND	–0.3 V to +48 V
Vss to GND	–28 V to +0.3 V
S or SFB to GND	-60 V to +60 V
S or SFB to VDD	80 V
S or SFB to Vss	80 V
S to D	80 V
SFB to DFB	80 V
D or DFB ¹	$V_{SS} - 0.7 V$ to $V_{DD} + 0.7 V$ or
	30 mA, whichever occurs first
Digital Inputs	GND – 0.7 V to 6 V or 30 mA,
	whichever occurs first
Peak Current, S or D Pin	515 mA (pulsed at 1 ms, 10%
	duty cycle maximum)
Continuous Current, S or D Pin	Data + 15% ²
Digital Output	GND – 0.7 V to 6 V or 30 mA,
	whichever occurs first
Temperature	
Operating Range	−40°C to +125°C
Storage Range	–65°C to +150°C
Junction	150°C
Reflow Soldering Peak, Pb-Free	As per JEDEC J-STD-020

¹ Overvoltages at the D and DFB pins are clamped by internal diodes. Limit current to the maximum ratings given.

² See Table 6.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 θ_{JA} is the natural convection, junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.

 θ_{JC} is the junction to case thermal resistance.

Table 8. Thermal Resistance

Package Type ¹	θ _{JA}	οισ	Unit
CP-10-16	170	58.2	°C/W

¹ Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board with four thermal vias. See JEDEC JESD-51.

ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

ESD Ratings for ADG5401F

Table 9. ADG5401F, 10-Lead LFCSP

ESD Model	Withstand Threshold (kV)	Class
HBM ¹	2	2

¹ This is the HBM for the input/output port to supplies, the input/output port to input/output port, and for all other pins.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration

Table 10. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	S	Overvoltage Protected Source Terminal. The S pin can be an input or an output.
2	SFB	Overvoltage Protected Source Terminal of the Feedback Channel. The SFB pin can be an input or an output.
3	FF	Fault Flag Digital Output. The FF pin is an open-drain output that requires an external pull-up resistor. This digital output pulls low when a fault condition occurs on either the S or SFB input.
4	GND	Ground (0 V) Reference.
5	V _{DD}	Most Positive Power Supply Potential.
6	V _{ss}	Most Negative Power Supply Potential.
7	POC	Power-On Condition. The POC pin determines the power-on condition of the source pin (S).
8	IN	Logic Control Input.
9	DFB	Drain Terminal of the Feedback Channel. The DFB pin can be an input or an output.
10	D	Drain Terminal. The D pin can be an input or an output.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. On Resistance as a Function of V_s, V_D (Dual Supply)




Figure 4. On Resistance as a Function of V_s, V_D (12 V Single Supply)




Figure 5. On Resistance as a Function of V_{s} , V_{D} (36 V Single Supply)




Figure 6. On Resistance as a Function of $V_{s_r}V_D$ for Different Temperatures, ± 15 V Dual Supply




Figure 7. On Resistance as a Function of $V_S V_D$ for Different Temperatures, ±20 V Dual Supply




Figure 8. On Resistance as a Function of $V_S V_D$ for Different Temperatures, 12 V Single Supply




Figure 9. On Resistance as a Function of V_s,V_D for Different Temperatures, 36 V Single Supply




Figure 10. Leakage Current vs. Temperature, ±15 V Dual Supply (V_{BIAS} Is the Bias Voltage)




Figure 11. Leakage Current vs. Temperature, ±20 V Dual Supply





Figure 12. Leakage Current vs. Temperature, 12 V Single Supply








Figure 14. D Leakage Current vs. Temperature During Overvoltage, ±15 V Dual Supply

Data Sheet




Figure 15. D Leakage Current vs. Temperature During Overvoltage, ±20 V Dual Supply




Figure 16. D Leakage Current vs. Temperature During Overvoltage, 12 V Single Supply




Figure 17. D Leakage Current vs. Temperature During Overvoltage, 36 V Single Supply




Figure 18. Off Isolation vs. Frequency, ±15 V Dual Supply




Figure 19. Q_{INJ} vs. Vs




Figure 20. AC Power Supply Rejection Ratio (PSRR) vs. Frequency, ± 15 V Dual Supply

Rev. 0 | Page 19 of 32

22052-025

22052-026




Figure 26. Drain Output Response to Positive Overvoltage

W_{DD} = +15V Image: mail of the second second

Figure 27. Drain Output Response to Negative Overvoltage




Figure 28. Large Voltage Signal Voltage vs. Frequency

TEST CIRCUITS




Figure 29. On Resistance (IDS Is the Drain to Source Current.)




Figure 30. Off Leakage




Figure 31. On Leakage




Figure 32. Switch Overvoltage Leakage




Figure 33. Switch Unpowered Leakage




Figure 34. Off Isolation (Vout Is the Output Voltage)




Figure 35. Bandwidth




Figure 36. THD + N




Figure 37. Overvoltage Response Time, tRESPONSE




Figure 38. Negative Overvoltage Response Time, Single-Supply, tresponse








Figure 39. Overvoltage Recovery Time, trecovery












Figure 42. Switching Times, ton and toFF




Figure 43. Charge Injection, QINJ

TERMINOLOGY

Idd

 $I_{\mbox{\scriptsize DD}}$ represents the positive supply current.

Iss

Iss represents the negative supply current.

VD, Vs

 $V_{\rm D}$ and $V_{\rm S}$ represent the analog voltage on the D and DFB pins and the S and SFB pins, respectively.

Ron

 $R_{\rm ON}$ represents the ohmic resistance between the D and DFB pins and the S and SFB pins.

$R_{FLAT (ON)}$

 $R_{\rm FLAT\,(ON)}$ is the flatness that is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range.

Is (Off)

 I_{S} (Off) is the source leakage current with the switch off.

I_D (Off)

 $I_{\rm D}$ (Off) is the drain leakage current with the switch off.

I_D (On), I_s (On)

 $I_{\rm D}$ (On) and $I_{\rm S}$ (On) represent the channel leakage currents with the switch on.

VINL

 $V_{\mbox{\scriptsize INL}}$ is the maximum input voltage for Logic 0.

VINH

 $V_{\mbox{\scriptsize INH}}$ is the minimum input voltage for Logic 1.

IINL, IINH

 $I_{\mbox{\scriptsize INL}}$ and $I_{\mbox{\scriptsize INH}}$ represent the low and high input currents of the digital inputs.

C_D (Off)

 C_D (Off) represents the off switch D pin capacitance, which is measured with reference to ground.

Cs (Off)

C_s (Off) represents the off switch S pin capacitance, which is measured with reference to ground.

C_D (On), C_S (On)

 C_D (On) and C_S (On) represent on switch capacitances, which are measured with reference to ground.

CIN

C_{IN} is the digital input capacitance.

ton

 $t_{\rm ON}$ represents the delay between applying the digital control input and the output switching on (see Figure 42).

toff

t_{OFF} represents the delay between applying the digital control input and the output switching off (see Figure 42).

t_{DIGRESP}

 t_{DIGRESP} is the time required for the FF pin to go low (0.3 V), measured with respect to voltage on the source pin exceeding the supply voltage by 0.5 V.

tdigrec

 t_{DIGREC} is the time required for the FF pin to return high, measured with respect to voltage on the S pin falling below the supply voltage plus 0.5 V.

tresponse

 $t_{\text{RESPONSE}} \text{ represents the delay between the source voltage} \\ \text{exceeding the supply voltage by 0.5 V and the drain voltage} \\ \text{falling to 90\% of the supply voltage.}$

trecovery

 t_{RECOVERY} represents the delay between an overvoltage on the S pin falling below the supply voltage plus 0.5 V and the drain voltage rising from 0 V to 10% of the supply voltage.

Off Isolation

Off isolation is a measure of unwanted signal coupling through an off switch.

Charge Injection

Charge injection is a measure of the glitch impulse transferred from the digital input to the analog output during switching.

-3 dB Bandwidth

Bandwidth is the frequency at which the output is attenuated by 3 dB.

On Response

On response is the frequency response of the on switch.

Insertion Loss

Insertion loss is the loss due to the on resistance of the switch.

THD + N

THD + N is the ratio of the harmonic amplitude plus noise of the signal to the fundamental.

AC Power Supply Rejection Ratio (AC PSRR)

AC PSRR is the ratio of the amplitude of signal on the output to the amplitude of the modulation. AC PSRR is a measure of the ability of the device to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p.

VT

 $V_{\rm T}$ is the voltage threshold at which the overvoltage protection circuitry engages (see Figure 24).

THEORY OF OPERATION switch architecture

The ADG5401F consists of two switch channels of N channel diffused metal-oxide semiconductor (NDMOS) transistors, a main channel switch and a secondary feedback channel switch. This construction provides excellent R_{ON} performance in a small area. The ADG5401F main channel operates as a standard switch when input signals with a voltage between V_{SS} and V_{DD} – 2 V are applied. For example, the on resistance is 6 Ω typically, and the IN pin controls when the switch opens or closes. The secondary switch channel on resistance is 0.6 k Ω . The IN pin controls when both switches open or close.

Additional internal circuitry enables the switches to detect overvoltage inputs by comparing the voltage on both the S and SFB pins with the V_{DD} and V_{SS} pins. A signal is considered overvoltage when the signal exceeds the supply voltages by V_T . V_T is typically 0.7 V but can range from 0.76 V at -40° C down to 0.5 V at $+125^{\circ}$ C. See Figure 24 to see the change in V_T with the operating temperature.

When an overvoltage condition is detected on either the S or SFB pin, both switches automatically open regardless of the digital logic state (IN). The S to D and SFB to DFB pins become high impedance and ensure that no current flows through the switches. In Figure 26, the voltage on the D pin follows the voltage on the S pin until the main channel switch turns off completely and the drain voltage discharges through the load. The maximum voltage on the drain is limited by the internal ESD diodes, and the rate at which the output voltage discharges is dependent on the load at the D pin.

The maximum voltage that can be applied to any source input is +60 V or -60 V. When the ADG5401F is powered using a single supply of 25 V or greater, the maximum negative signal level reduces to remain within the 80 V maximum rating. For example, at V_{DD} = +40 V, the maximum negative signal drops from -60 V to -40 V. Construction of the process allows the channel to withstand 80 V across either switch when the switches are open. Note that these overvoltage limits apply whether the power supplies are present or not. During overvoltage conditions, the leakage current into and out of the S and SFB pins is limited to tens of microamperes and only nanoamperes for the D and DFB pins. This limit protects the switches and connected circuitry from overstresses and restricts the current drawn from the signal source.

ESD Performance

The ADG5401F has an ESD rating of 2 kV for the HBM.

The D and DFB pins have ESD protection diodes to the rails and the voltage at these pins must not exceed the supply voltage. The S and SFB pins have specialized ESD protection that allow the signal voltage to reach ± 60 V regardless of the supply voltage level. See Figure 44 for the switch channel overview.




Figure 44. Switch Channel and Control Function

Trench Isolation

In the ADG5401F, an insulating oxide layer (trench) is placed between the N channel DMOS and the P channel DMOS (PDMOS) transistors in the circuit. Parasitic junctions that occur between the transistors in the junction isolated switches are eliminated, and the result is a switch that is latch-up immune under all circumstances. These devices pass the JESD78D latch-up test.




Figure 45. Trench Isolation

OVERVOLTAGE FAULT PROTECTION

When the voltage at the S or SFB input exceeds $V_{\rm DD}$ or $V_{\rm SS}$ by V_T , the switches turn off or, if the device is unpowered, the switches remain off. Both switch inputs remain high impedance regardless of the digital input state or the load resistance, and the output acts as a virtual open circuit. Signal levels up to +60 V and -60 V are blocked in both the powered and unpowered condition as long as the +80 V absolute maximum rating limitation between the S or SFB pin and $V_{\rm DD}$ or $V_{\rm SS}$ pin is met. For example with a +40 V single supply, the overvoltage protection is +60 V and -40 V (see Figure 46).




Figure 46. S or SFB to V_{DD} or V_{SS} Maximum Rating

Power-On Protection

To activate the switches, the three following conditions must be meet:

- The minimum supply operating conditions in Table 1.
- The input signal must be between $V_{SS} V_T$ and $V_{DD} + V_T$.
- The digital logic control input, IN, is on.

When the switches are on, signal levels from V_{SS} up to V_{DD} – 2 V are passed.

The switches respond to a voltage on either the S pin or the SFB pin that exceeds V_{DD} or V_{SS} by V_T by turning off. The absolute input voltage limits are -60 V and +60 V, while maintaining an 80 V limit between the S or SFB pin and the supply rails. The switches remain off until the voltage at the S and SFB pins return to between V_{DD} and V_{SS} .

When powered by the ± 15 V dual supply, the positive overvoltage response time (t_{RESPONSE}) is typically 230 ns, and t_{RECOVERY} is 11.7 μ s. These values vary with different supply voltage and output load conditions.

Exceeding ± 60 V on either the S or SFB input may damage the ESD protection circuitry on the ADG5401F.

Power Off Protection

When no power supplies are present, the switches remain in an off state and the switch inputs are high impedance. This state ensures that no current flows and prevents damage to the switches or downstream circuitry. The switch outputs are a virtual open circuit.

The switches remain off regardless of whether the $V_{\rm DD}$ and V_{SS} supplies are 0 V or floating. A GND reference must always be present to ensure proper operation. Signal levels of up to ± 60 V are blocked when powered off.

Overvoltage Interrupt Flag

The voltages on the S and SFB inputs of the ADG5401F are continuously monitored, and the active low digital output pin, FF, indicates the fault state.

The voltage on the FF pin indicates if either the S or SFB input pin is experiencing a fault condition. The FF pin is an opendrain output that requires an external pull-up resistor. The output of the FF pin is high when both the S and SFB pins are within the normal operating range. If either the S or SFB pin voltage exceeds the supply voltage (V_{DD} or V_{SS}) by V_T , the FF output provides a low impedance path to GND.

APPLICATIONS INFORMATION

The ADG5401F overvoltage protected switches provide a robust solution for instrumentation, industrial, aerospace, and other harsh environments where overvoltage signals can be present, and the system must remain operational both during and after an overvoltage occurs.

POWER SUPPLY RAILS

To guarantee correct operation of the device, 0.1 μF decoupling capacitors are required on both V_{DD} and V_{SS} to GND.

The ADG5401F can operate with bipolar supplies between ± 5 V and ± 22 V. Note that the V_{DD} and V_{SS} supplies do not have to be symmetrical, but the supply range must not exceed 44 V. The ADG5401F can also operate with single supplies between 8 V and 44 V with V_{SS} connected to GND.

The ADG5401F is fully specified at the ± 15 V, ± 20 V, ± 12 V, and ± 36 V supply ranges.

POWER SUPPLY RECOMMENDATIONS

Analog Devices, Inc., has a wide range of power management products to meet the requirements of most high performance signal chains.

An example of a bipolar power solution is shown in Figure 47. The ADP5070 (dual switching regulator) generates a positive and negative supply rail for the ADG5401F amplifier and/or a precision converter in a typical signal chain. Also shown in Figure 47 are two optional LDOs, ADP7118 and ADP7182, positive and negative low dropout regulators (LDOs), respectively, that can be used to reduce the output ripple of the ADP5070 in ultralow noise sensitive applications.



Figure 47. Bipolar Power Solution

Table 11.	Recommended	Power	Management	Devices
-----------	-------------	-------	------------	---------

Product	Description
ADP5070	1 A/0.6 A, dc-to-dc switching regulator with
	independent positive and negative outputs
ADP7118	20 V, 200 mA, low noise, CMOS LDO linear regulator
ADP7182	–28 V, –200 mA, low noise, LDO linear regulator

POWER SUPPLY SEQUENCING PROTECTION

When the device is off, the switch channels remain open and the signals from -60 V to +60 V can be applied without damaging the device. The switch channels only close when the supplies are connected, a suitable digital control signal is placed on the IN pin, and the signal is within the normal operating range. Note that placing the ADG5401F between external connectors and sensitive components offers protection in systems where a signal is presented to the S or SFB pin before the supply voltages are available.

SIGNAL RANGE

The ADG5401F switches have overvoltage detection circuitry on the S and SFB pins that compares the voltage levels with V_{DD} and V_{SS} . To protect downstream circuitry from overvoltages, supply the ADG5401F with voltages that match the intended signal range. The NDMOS only architecture used in the switches allows signals up to $V_{DD} - 2$ V to be passed with little distortion. A signal that exceeds the supply rail by V_T is then blocked. This signal block offers protection to both the device and any downstream circuitry.

LOW IMPEDANCE OUTPUT CHANNEL PROTECTION

The ADG5401F can be used as a protective element in signal chain outputs that are sensitive to both channel impedance and overvoltage signals. Traditionally, series resistors are used to limit the current during an overvoltage condition to protect susceptible components.

These series resistors affect the performance of the signal chain and reduce the precision that can be reached. A compromise must be reached on the value of the series resistance that is high enough to sufficiently protect sensitive components but low enough that the precision performance of the signal chain is not sacrificed.

The ADG5401F enables the designer to remove these resistors and retain the precision performance without compromising the protection of the circuit.

INTELLIGENT FAULT DETECTION

The ADG5401F digital output pin (FF) can interface with a microprocessor or control system and be used as an interrupt flag. This feature provides real-time diagnostic information on the state of the device and the system to which the device connects.

The control system can use the digital interrupt to start a variety of actions, such as the following:

- Initiating investigation into the source of the overvoltage fault
- Shutting down critical systems in response to the overvoltage
- Data recorders marking data during these events as unreliable or out of specification

For systems that are sensitive during a start-up sequence, the active low operation of the flag allows the system to ensure that the ADG5401F powers on and that all input voltages are within the normal operating range before initiating operation.


The FF pin is an open drain that requires an external pull-up resistor, which allows signals to be combined into a single interrupt for larger modules that contain multiple devices.

LARGE VOLTAGE, HIGH FREQUENCY SIGNALS

Figure 28 illustrates the voltage range and frequencies that the ADG5401F can reliably convey. For signals that extend across the full signal range from V_{SS} to $V_{DD} - 2$ V, keep the frequency below 2.5 MHz. If the required frequency is greater than 2.5 MHz, decrease the signal range appropriately to ensure signal integrity.

AMPLIFIER OR DAC OUTPUT PROTECTION

The ADG5401F has a secondary feedback channel for protecting the amplifier outputs or DAC outputs. The feedback channel is connected between the drain feedback pin (DFB) and the source feedback pin (SFB). This feedback channel has a typical resistance of 0.6 k Ω and can close the feedback loop of an amplifier output or a DAC output (see Figure 48). This feedback loop removes any output error caused by the main channel on resistance.



The secondary feedback channel is also protected from overvoltages to ± 60 V and is controlled by the same switch driver as the main switch channel. If a fault is detected on either the source (S) or source feedback (SFB) pin, both the main switch channel and the feedback channel open, protecting both the amplifier output node and the negative input of the amplifier. For optimal performance, it is recommended to keep the maximum voltage differential between the S and SFB pins to less than 1 V.

If the secondary feedback channel is not required, it is recommended to short the S pin to the SFB pin and the D pin to the DFB pin.

OPEN-LOOP PREVENTION

The open-loop prevention feature is an internal switch in the ADG5401F. When the main switch is disabled, this switch connects the drain (D) of the main switch and the drain of the feedback switch (DFB) (see Figure 49). This internal open-loop prevention switch opens and closes automatically when the main channel switch toggles. This feature stabilizes an amplifier output by preventing the amplifier from going into an open-loop configuration. When the main switch disables in normal operation or in a fault condition, the open-loop prevention switch activates. Note that the open-loop prevention switch is identical to the feedback channel switch.




Figure 49. Open-Loop Prevention Feature

POWER-ON CONDITION

The power-on condition feature is a user configurable switch that pulls the source (S) of the switch to ground through a 30 k Ω resistor when the switch is disabled and no fault is present. This feature is enabled with a Logic 0 on the POC pin and disabled with either 5 V on the POC pin or by floating the POC pin.




Figure 50. DAC Output Protection

Table 12 details the switch source state when the POC pin is enabled.

Table 12. Switch Source (S) State with POC Enabled

Condition	Switch Source (S)
Switch Disabled, EN = 0	S connected to GND through POC switch (30 k Ω)
Switch Enabled, EN = 1	Connected to D, switch closed
Fault On the Output	Switch open, fault flag asserted
Switch Powering Up	S connected to GND through POC switch (30 k Ω)

SWITCHES IN A KNOWN STATE

If no digital inputs are present on the switch control line (IN), the switches remain in an off state, which prevents unwanted signals passing through the switches.

HIGH VOLTAGE SURGE SUPPRESSION

To achieve protection from high voltage transients, such as IEC 61000-4-2 ESD, IEC 61000-4-4 electrical fast transient (EFT), and IEC 61000-4-5 surge, implement the circuit shown in Figure 51 by using discrete resistors and a transient voltage suppression (TVS) device. Place the resistors inside the feedback loop of the system so that the resistors do not add any error to the system output.





Table 13 details the results achieved by using the discrete protection circuit shown in Figure 51. To replicate the harshest environments , the surge test was performed by zapping the S pin directly through a 40 Ω resistor and a 0.5 μF capacitor coupling network. The EFT test was performed by zapping the S pin directly without any capacitive coupling through cables.

Table 13. High Voltage Transient Protection

IEC 61000-4 Transient	Protection Level (kV)
ESD (Contact)	±6
EFT	±4
Surge	±4

OUTLINE DIMENSIONS



ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADG5401FBCPZ-RL7	-40°C to +125°C	10-Lead Lead Frame Chip Scale Package [LFCSP]	CP-10-16
EVAL-ADG5401FEBZ		Evaluation Board	

 1 Z = RoHS Compliant Part.

©2020 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D22052-8/20(0)



www.analog.com

Rev. 0 | Page 32 of 32