

## FEATURES

- On-chip 4096 × 14-bit pattern memory**
- On-chip DDS**
- Power dissipation @ 3.3 V, 4 mA output**  
96.54 mW @ 180 MSPS
- Sleep mode: <5 mW @ 3.3 V**
- Supply voltage: 1.8 V to 3.3 V**
- SFDR to Nyquist**  
87 dBc @ 10 MHz output
- Phase noise @ 1 kHz offset, 180 MSPS, 8 mA: -150 dBc/Hz**
- Differential current outputs: 8 mA max @ 3.3 V**
- Small footprint, 32-lead, 5 mm × 5 mm LFCSP with 3.6 mm × 3.6 mm exposed paddle, and Pb-free package**

## APPLICATIONS

- Medical instrumentation**
- Portable instrumentation**  
Signal generators, arbitrary waveform generators
- Automotive radar**

## GENERAL DESCRIPTION

The AD9102 TxDAC® and waveform generator is a high performance digital-to-analog converter (DAC) integrating on-chip pattern memory for complex waveform generation with a direct digital synthesizer (DDS).

The DDS is a 14-bit output, up to 180 MSPS master clock sine wave generator with a 24-bit tuning word, allowing 10.8 Hz/LSB frequency resolution.

SRAM data can include directly generated stored waveforms, amplitude modulation patterns applied to DDS outputs, or DDS frequency tuning words.

An internal pattern control state machine lets the user program the pattern period for the DAC as well the start delay within the pattern period for the signal output on the DAC.

A SPI interface is used to configure the digital waveform generator and load patterns into the SRAM.

A gain adjustment factor and an offset adjustment are applied to the digital signal on their way into the DAC.

The AD9102 offers exceptional ac and dc performance and supports DAC sampling rates of up to 180 MSPS.

The flexible power supply operating range of 1.8 V to 3.3 V and low power dissipation of the AD9102 make it well suited for portable and low power applications.

## PRODUCT HIGHLIGHTS

1. High Integration.  
On-chip DDS and 4096 × 14 pattern memory.
2. Low Power.  
Power-down mode provides for low power idle periods.

## FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Rev. A

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700 ©2013–2019 Analog Devices, Inc. All rights reserved.  
[Technical Support](#) [www.analog.com](http://www.analog.com)

## TABLE OF CONTENTS

Features .....	1	Analog Current Outputs .....	19
Applications .....	1	Setting $I_{OUTFS}$ , DAC Gain .....	19
General Description .....	1	Automatic $I_{OUTFS}$ Calibration .....	19
Product Highlights .....	1	Clock Input .....	20
Functional Block Diagram .....	1	DAC Output Clock Edge .....	21
Revision History .....	2	Generating Signal Patterns .....	21
Specifications .....	3	Pattern Generator Programming .....	21
DC Specifications (3.3 V) .....	3	DAC Input Datapaths .....	22
DC Specifications (1.8 V) .....	4	DOUT Function .....	22
Digital Timing Specifications (3.3 V) .....	4	Direct Digital Synthesizer (DDS) .....	23
Digital Timing Specifications (1.8 V) .....	5	SRAM .....	23
Input/Output Signal Specifications .....	5	Sawtooth Generator .....	23
AC Specifications (3.3 V) .....	6	Pseudo random Signal Generator .....	24
AC Specifications (1.8 V) .....	6	DC Constant .....	24
Power Supply Voltage Inputs and Power Dissipation .....	7	Power Supply Notes .....	24
Absolute Maximum Ratings .....	8	Power Down Capabilities .....	24
Thermal Resistance .....	8	Applications Information .....	25
ESD Caution .....	8	Signal Generation Examples .....	25
Pin Configuration and Function Descriptions .....	9	Register Map .....	26
Typical Performance Characteristics .....	11	Register Descriptions .....	28
Terminology .....	16	Outline Dimensions .....	36
Theory of Operation .....	17	Ordering Guide .....	36
SPI Port .....	18		
DAC Transfer Function .....	19		

## REVISION HISTORY

### 5/2019—Rev. 0 to Rev. A

Changes to Table 26 .....	31
Updated Outline Dimensions .....	36
Changes to Ordering Guide .....	36

### 1/2013—Revision 0: Initial Version

## SPECIFICATIONS

### DC SPECIFICATIONS (3.3 V)

$T_{MIN}$  to  $T_{MAX}$ ; AVDD = 3.3 V; DVDD = 3.3 V, CLKVDD = 3.3 V; internal CLDO, DLDO1 and DLDO2;  $I_{OUTFS}$  = 8 mA; maximum sample rate, unless otherwise noted.

Table 1.

Parameter	Min	Typ	Max	Unit
RESOLUTION		14		Bits
ACCURACY @ 3.3 V				
Differential Nonlinearity (DNL)		±1.4		LSB
Integral Nonlinearity (INL)		±2.0		LSB
DAC OUTPUT				
Offset Error		±0.00025		% of FSR
Gain Error Internal Reference—No Automatic $I_{OUTFS}$ Calibration	-1.0		+1.0	% of FSR
Full-Scale Output Current				
3.3 V	2	4	8	mA
Output Resistance		200		MΩ
Output Compliance Voltage	-0.5		+1.0	V
DAC TEMPERATURE DRIFT				
Gain with Internal Reference		±251		ppm/°C
Internal Reference Voltage		±119		ppm/°C
REFERENCE OUTPUT				
Internal Reference Voltage with AVDD = 3.3 V	0.8	1.0	1.2	V
Output Resistance		10		kΩ
REFERENCE INPUT				
Voltage Compliance	0.1		1.25	V
Input Resistance External Reference Mode		1		MΩ

**DC SPECIFICATIONS (1.8 V)**

$T_{MIN}$  to  $T_{MAX}$ ; AVDD = 1.8 V; DVDD = DLDO1 = DLDO2 = 1.8 V; CLKVDD = CLDO = 1.8 V;  $I_{OUTFS}$  = 4 mA; maximum sample rate, unless otherwise noted.

**Table 2.**

Parameter	Min	Typ	Max	Unit
RESOLUTION		14		Bits
ACCURACY @ 1.8 V				
Differential Nonlinearity (DNL)		±1.5		LSB
Integral Nonlinearity (INL)		±1.4		LSB
DAC OUTPUTS				
Offset Error		±0.00025		% of FSR
Gain Error Internal Reference—No Automatic $I_{OUTFS}$ Calibration	-1.0		+1.0	% of FSR
Full-Scale Output Current				
$V_{CC} = 1.8 V$	2	4	4	mA
Output Resistance		200		MΩ
Output Compliance Voltage	-0.5		+1.0	V
DAC TEMPERATURE DRIFT				
Gain		±228		ppm/°C
Reference Voltage		±131		ppm/°C
REFERENCE OUTPUT				
Internal Reference Voltage with AVDD = 1.8 V	0.8	1.0	1.2	V
Output Resistance		10		kΩ
REFERENCE INPUT				
Voltage Compliance	0.1		1.25	V
Input Resistance External Reference Mode		1		MΩ

**DIGITAL TIMING SPECIFICATIONS (3.3 V)**

$T_{MIN}$  to  $T_{MAX}$ ; AVDD = 3.3 V; DVDD = 3.3 V; CLKVDD = 3.3 V, internal CLDO, DLDO1, and DLDO2;  $I_{OUTFS}$  = 8 mA; maximum sample rate, unless otherwise noted.

**Table 3.**

Parameter	Min	Typ	Max	Unit
DAC CLOCK INPUT (CLKIN)				
Maximum Clock Rate	180			MSPS
SERIAL PERIPHERAL INTERFACE				
Maximum Clock Rate (SCLK)	80			MHz
Minimum Pulse Width High		6.25		ns
Minimum Pulse Width Low		6.25		ns
Setup Time SDIO to SCLK	4.0			ns
Hold Time SDIO to SCLK	5.0			ns
Output Data Valid SCLK to SDO/SDI2/DOUT or SDIO		6.2		ns
Setup Time $\overline{CS}$ to SCLK	4.0			ns

**DIGITAL TIMING SPECIFICATIONS (1.8 V)**

$T_{MIN}$  to  $T_{MAX}$ ; AVDD = 1.8 V; DVDD = DLDO1 = DLDO2 = 1.8 V; CLKVDD = CLDO = 1.8 V;  $I_{OUTFS}$  = 4 mA; maximum sample rate, unless otherwise noted.

**Table 4.**

Parameter	Min	Typ	Max	Unit
DAC CLOCK INPUT (CLKIN)				
Maximum Clock Rate	180			MSPS
SERIAL PERIPHERAL INTERFACE				
Maximum Clock Rate (SCLK)	80			MHz
Minimum Pulse Width High		6.25		ns
Minimum Pulse Width Low		6.25		ns
Setup Time SDIO to SCLK	4.0			ns
Hold Time SDIO to SCLK	5.0			ns
Output Data Valid SCLK to SDO/SDI2/DOUT or SDIO		8.8		ns
Setup Time $\overline{CS}$ to SCLK	4.0			ns

**INPUT/OUTPUT SIGNAL SPECIFICATIONS****Table 5.**

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
CMOS INPUT LOGIC LEVEL (SCLK, $\overline{CS}$ , SDIO, SDO/SDI2/DOUT, RESET, TRIGGER)					
Input $V_{IN}$ Logic High	DVDD = 1.8 V	1.53			V
	DVDD = 3.3 V	2.475			V
Input $V_{IN}$ Logic Low	DVDD = 1.8 V			0.27	V
	DVDD = 3.3 V			0.825	V
CMOS OUTPUT LOGIC LEVEL (SDIO, SDO/SDI2/DOUT)					
Output $V_{OUT}$ Logic High	DVDD = 1.8 V	1.79			V
	DVDD = 3.3 V	3.28			V
Output $V_{OUT}$ Logic Low	DVDD = 1.8 V			0.25	V
	DVDD = 3.3 V			0.625	V
DAC CLOCK INPUT (CLKP, CLKN)					
Minimum Peak-to-Peak Differential Input Voltage, $V_{CLKP}/V_{CLKN}$			150		mV
Maximum Voltage at $V_{CLKP}$ or $V_{CLKN}$			$V_{DVDD}$		V
Minimum Voltage at $V_{CLKP}$ or $V_{CLKN}$			$V_{DGND}$		V
Common-Mode Voltage	Generated on Chip		0.9		V

**AC SPECIFICATIONS (3.3 V)**

$T_{MIN}$  to  $T_{MAX}$ ; AVDD = 3.3 V; DVDD = 3.3 V, CLKVDD = 3.3 V, internal CLDO, DLDO1, and DLDO2;  $I_{OUTFS}$  = 8 mA; maximum sample rate, unless otherwise noted.

**Table 6.**

Parameter	Min	Typ	Max	Unit
SPURIOUS FREE DYNAMIC RANGE				
$f_{DAC} = 180$ MSPS, $f_{OUT} = 10$ MHz		87		dBc
$f_{DAC} = 180$ MSPS, $f_{OUT} = 50$ MHz		67		dBc
TWO-TONE INTERMODULATION DISTORTION (IMD)				
$f_{DAC} = 180$ MSPS, $f_{OUT} = 10$ MHz		88		dBc
$f_{DAC} = 180$ MSPS, $f_{OUT} = 50$ MHz		68		dBc
NSD				
$f_{DAC} = 180$ MSPS, $f_{OUT} = 50$ MHz		-163		dBm/Hz
PHASE NOISE @ 1 kHz FROM CARRIER				
$f_{DAC} = 180$ MSPS, $f_{OUT} = 10$ MHz		-150		dBc/Hz
DYNAMIC PERFORMANCE				
Output Settling Time, Full-Scale Output Step (to 0.1%) <sup>1</sup>		31.2		ns
Trigger to Output Delay, $f_{DAC} = 180$ MSPS <sup>2</sup>		96		ns
Rise Time, Full-Scale Swing <sup>1</sup>		3.25		ns
Fall Time, Full-Scale Swing <sup>1</sup>		3.26		ns

<sup>1</sup> Based on 85  $\Omega$  resistors from DAC output terminals to ground.

<sup>2</sup> Start delay = 0  $f_{DAC}$  clock cycles.

**AC SPECIFICATIONS (1.8 V)**

$T_{MIN}$  to  $T_{MAX}$ ; AVDD = 1.8 V; DVDD = DLDO1 = DLDO2 = 1.8 V, CLKVDD = CLDO = 1.8 V;  $I_{OUTFS}$  = 4 mA; maximum sample rate, unless otherwise noted.

**Table 7.**

Parameter	Min	Typ	Max	Unit
SPURIOUS FREE DYNAMIC RANGE (SFDR)				
$f_{DAC} = 180$ MSPS, $f_{OUT} = 10$ MHz		84		dBc
$f_{DAC} = 180$ MSPS, $f_{OUT} = 50$ MHz		73		dBc
TWO-TONE INTERMODULATION DISTORTION (IMD)				
$f_{DAC} = 180$ MSPS, $f_{OUT} = 10$ MHz		91		dBc
$f_{DAC} = 180$ MSPS, $f_{OUT} = 50$ MHz		86		dBc
NSD				
$f_{DAC} = 180$ MSPS, $f_{OUT} = 50$ MHz		-163		dBm/Hz
PHASE NOISE @ 1kHz FROM CARRIER				
$f_{DAC} = 180$ MSPS, $f_{OUT} = 10$ MHz		-150		dBc/Hz
DYNAMIC PERFORMANCE				
Output Settling Time (to 0.1%) <sup>1</sup>		31.2		ns
Trigger to Output Delay, $f_{DAC} = 180$ MSPS <sup>2</sup>		96		ns
Rise Time <sup>1</sup>		3.25		ns
Fall Time <sup>1</sup>		3.26		ns

<sup>1</sup> Based on 85  $\Omega$  resistors from DAC output terminals to ground.

<sup>2</sup> Start delay = 0  $f_{DAC}$  clock cycles.

## POWER SUPPLY VOLTAGE INPUTS AND POWER DISSIPATION

Table 8.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
ANALOG SUPPLY VOLTAGES					
AVDD1, AVDD2		1.7		3.6	V
CLKVDD		1.7		3.6	V
CLDO	On-chip LDO not in use	1.7		1.9	V
DIGITAL SUPPLY VOLTAGES					
DVDD		1.7		3.6	V
DLDO1, DLDO2	On-chip LDO not in use	1.7		1.9	V
POWER CONSUMPTION					
	AVDD = 3.3 V, DVDD = 3.3 V, CLKVDD = 3.3 V, internal CLDO, DLDO1, AND DLDO2				
$f_{DAC} = 180$ MSPS, Pure CW Sine Wave	12.5 MHz (DDS only)		96.54		mW
$I_{AVDD}$			7.67		mA
$I_{DVDD}$					
DDS Only	CW sine wave output		17.73		mA
RAM Only	50% duty cycle FS pulse output		11.31		mA
DDS and RAM Only	50% duty cycle sine wave output		14.6		mA
$I_{CLKVDD}$			3.85		mA
Power-Down Mode	REF on, DACs sleep, CLK power down, external CLK and supplies on		4.73		mW
POWER CONSUMPTION					
	AVDD = 1.8 V, DVDD = DLDO1 = DLDO2 = 1.8 V, CLKVDD = CLDO = 1.8 V				
$f_{DAC} = 180$ MSPS, Pure CW Sine Wave	12.5 MHz (DDS only)		51.33		mW
$I_{AVDD}$			7.54		mA
$I_{DVDD}$			0.15		mA
$I_{DLDO2}$					
DDS Only	CW sine wave output		16.03		mA
RAM Only	50% duty cycle FS pulse output		10.07		mA
DDS and RAM Only	50% duty cycle sine wave output		13.26		mA
$I_{DLDO1}$			1.129		mA
$I_{CLKVDD}$			0.0096		mA
$I_{CLDO}$			3.65		mA
Power-Down Mode	REF on, DACs sleep, CLK power down, external CLK and supplies on		1.49		mW

## ABSOLUTE MAXIMUM RATINGS

Table 9.

Parameter	Rating
AVDD1, AVDD2, DVDD to AGND, DGND, CLKGND	−0.3 V to +3.9 V
CLKVDD to AGND, DGND, CLKGND	−0.3 V to +3.9 V
CLDO, DLDO1, DLDO2 to AGND, DGND, CLKGND	−0.3 V to 2.2 V
AGND to DGND, CLKGND	−0.3 V to +0.3 V
DGND to AGND, CLKGND	−0.3 V to +0.3 V
CLKGND to AGND, DGND	−0.3 V to +0.3 V
$\overline{CS}$ , $\overline{SDIO}$ , $\overline{SCLK}$ , $\overline{SDO}$ / $\overline{SDI2/DOUT}$ , $\overline{RESET}$ , $\overline{TRIGGER}$ to DGND	−0.3 V to DVDD + 0.3 V
CLKP, CLKN to CLKGND	−0.3 V to CLKVDD + 0.3 V
REFIO to AGND	−1.0 V to AVDD + 0.3 V
IOUTP, IOUTN to AGND	−0.3 V to DVDD + 0.3 V
FSADJ, CAL_SENSE to AGND	−0.3 V to AVDD + 0.3 V
Junction Temperature	125°C
Storage Temperature Range	−65°C to +150°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

$\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a standard circuit board for surface-mount packages.  $\theta_{JC}$  is measured from the solder side (bottom) of the package.

Table 10. Thermal Resistance

Package Type	$\theta_{JA}$	$\theta_{JB}$	$\theta_{JC}$	Unit
32-Lead LFCSP with Exposed Paddle	30.18	6.59	3.84	°C/W


## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.



## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



- NOTES
1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.
  2. IT IS RECOMMENDED THAT THE EXPOSED PAD BE THERMALLY CONNECTED TO A COPPER GROUND PLANE FOR ENHANCED ELECTRICAL AND THERMAL PERFORMANCE.

11220-002

Figure 2. Pin Configuration

Table 11. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	SCLK	SPI Clock Input.
2	SDIO	SPI Data Input/Output. Primary bidirectional data line for the SPI port.
3	DGND	Digital Ground.
4	DLDO2	1.8 V Internal Digital LDO1 Outputs. When the internal digital LDO1 is enabled, bypass this pin with a 0.1 $\mu$ F capacitor.
5	DVDD	3.3 V External Digital Power Supply. DVDD defines the level of the digital interface of the AD9102 (SPI interface).
6	DLDO1	1.8 V Internal Digital LDO2 Outputs. When the internal digital LDO2 is enabled, bypass this pin with a 0.1 $\mu$ F capacitor.
7	SDO/SDI2/DOUT	Digital I/O Pin. In 4-wire SPI mode (SDO), this pin outputs the data from the SPI. In double-SPI mode (SDI2), this pin is a second data input line for the SPI port that writes to the SRAM. In data out mode (DOUT), this terminal is a programmable pulse output.
8	$\overline{\text{CS}}$	SPI Port Chip Select, Active Low.
9	$\overline{\text{RESET}}$	Active Low Reset Pin. Resets registers to their default values.
10	NC	Not Connected. Do not connect to this pin.
11	NC	Not Connected. Do not connect to this pin.
12	AVDD2	1.8 V to 3.3 V Power Supply Input.
13	NC	Not Connected. Do not connect to this pin.
14	NC	Not Connected. Do not connect to this pin.
15	AGND	Analog Ground.
16	NC	Not Connected. Do not connect to this pin.
17	NC	Not Connected. Do not connect to this pin.
18	REFIO	DAC Voltage Reference Input/Output.
19	CLKGND	Clock Ground.
20	CLKN	Clock Input, Negative Side.
21	CLKP	Clock Input, Positive Side.
22	CLDO	Clock Power Supply Output (Internal Regulator in Use), Clock Power Supply Input (Internal Regulator Bypassed).
23	CLKVDD	Clock Power Supply Input.
24	CAL_SENSE	Sense Input for Automatic $I_{\text{OUTFS}}$ Calibration.
25	FSADJ	External Full-Scale Current Output Adjust for DAC or Full-Scale Current Output Adjust Reference for Automatic $I_{\text{OUTFS}}$ Calibration.
26	AGND	Analog Ground.
27	IOUTP	DAC Current Output, Positive Side.
28	IOUTN	DAC Current Output, Negative Side.

Pin No.	Mnemonic	Description
29	AVDD1	1.8 V to 3.3 V Power Supply Input for DAC.
30	NC	Not Connected. Do not connect to this pin.
31	NC	Not Connected. Do not connect to this pin.
32	TRIGGER	Pattern Trigger Input.
	EPAD	Exposed Pad. It is recommended that the exposed pad be thermally connected to a copper ground plane for enhanced electrical and thermal performance.

# TYPICAL PERFORMANCE CHARACTERISTICS

AVDD = 3.3 V, DVDD = 3.3 V, CLKVDD = 3.3 V, internal CLDO, DLDO1, and DLDO2.




Figure 3. SFDR, 2nd and 3rd Harmonics at  $I_{OUTFS} = 8\text{ mA}$  vs.  $f_{OUT}$




Figure 6. SFDR at Three  $I_{OUTFS}$  Values vs.  $f_{OUT}$




Figure 4. SFDR, 2nd and 3rd Harmonics at  $I_{OUTFS} = 4\text{ mA}$  vs.  $f_{OUT}$




Figure 7. SFDR at Three Temperatures vs.  $f_{OUT}$




Figure 5. SFDR, 2nd and 3rd Harmonics at  $I_{OUTFS} = 2\text{ mA}$  vs.  $f_{OUT}$




Figure 8. SFDR at Three  $f_{DAC}$  Values vs.  $f_{OUT}$




Figure 9. Output Spectrum,  $f_{OUT} = 13.87$  MHz




Figure 12. NSD vs.  $f_{OUT}$ , Three  $I_{OUTFS}$  Values




Figure 10. IMD vs.  $f_{OUT}$ , Three  $f_{DAC}$  Values




Figure 13. NSD vs.  $f_{OUT}$  at Three Temperatures




Figure 11. IMD vs.  $f_{OUT}$ , Three  $I_{OUTFS}$  Values




Figure 14. DNL, Three  $I_{OUTFS}$  Values




Figure 15. INL, Three  $I_{OUTS}$  Values

11220-015




Figure 16. Phase Noise vs. Offset

11220-016

AVDD = 1.8 V, DVDD = DLDO1 = DLDO2 = 1.8 V, CLKVDD = CLDO = 1.8 V




Figure 17. SFDR, 2nd and 3rd Harmonics at  $I_{OUTFS} = 4 \text{ mA}$  vs.  $f_{OUT}$




Figure 20. SFDR at Three Temperatures vs.  $f_{OUT}$




Figure 18. SFDR, 2nd and 3rd Harmonics at  $I_{OUTFS} = 2 \text{ mA}$  vs.  $f_{OUT}$




Figure 21. SFDR at Three  $f_{DAC}$  Values vs.  $f_{OUT}$




Figure 19. SFDR at Two  $I_{OUTFS}$  Values vs.  $f_{OUT}$




Figure 22. Output Spectrum,  $f_{OUT} = 13.87 \text{ MHz}$




Figure 23. IMD vs.  $f_{OUT}$ , Three  $f_{OUT}$  Values




Figure 26. NSD vs.  $f_{OUT}$  at Three Temperatures




Figure 24. IMD vs.  $f_{OUT}$ , Two  $I_{OUTFS}$  Values




Figure 27. DNL, Two  $I_{OUTFS}$  Values




Figure 25. NSD vs.  $f_{OUT}$ , Two  $I_{OUTFS}$  Values




Figure 28. INL, Two  $I_{OUTFS}$  Values

## TERMINOLOGY

### Linearity Error (Integral Nonlinearity or INL)

INL is defined as the maximum deviation of the actual analog output from the ideal output, determined by a straight line drawn from zero to full scale.

### Differential Nonlinearity (DNL)

DNL is the measure of the variation in analog value, normalized to full scale, associated with a 1 LSB change in digital input code.

### Monotonicity

A digital-to-analog converter is monotonic if the output either increases or remains constant as the digital input increases.

### Offset Error

Offset error is the deviation of the output current from the ideal of zero. For IOUTP, 0 mA output is expected when the inputs are all 0s. For IOUTN, 0 mA output is expected when all inputs are set to 1.

### Gain Error

Gain error is the difference between the actual and ideal output span. The actual span is determined by the output when all inputs are set to 1, minus the output when all inputs are set to 0. The ideal gain is calculated using the measured  $V_{REF}$ . Therefore, the gain error does not include effects of the reference.

### Output Compliance Voltage

Output compliance voltage is the range of allowable voltage at the output of a current output DAC. Operation beyond the maximum compliance limits can cause either output stage saturation or breakdown, resulting in nonlinear performance.

### Temperature Drift

Temperature drift is specified as the maximum change from the ambient (25°C) value to the value at either  $T_{MIN}$  or  $T_{MAX}$ . For offset and gain drift, the drift is reported in ppm of full-scale range (FSR) per °C. For reference drift, the drift is reported in ppm per °C.

### Power Supply Rejection

Power supply rejection is the maximum change in the full-scale output as the supplies are varied from nominal to minimum and maximum specified voltages.

### Settling Time

Settling time is the time required for the output to reach and remain within a specified error band about its final value, measured from the start of the output transition.

### Glitch Impulse

Asymmetrical switching times in a DAC give rise to undesired output transients that are quantified by a glitch impulse. It is specified as the net area of the glitch in picovolt-seconds (pV-s).

### Spurious-Free Dynamic Range (SFDR)

SFDR is the difference, in decibels (dB), between the rms amplitude of the output signal and the peak spurious signal over the specified bandwidth.

### Noise Spectral Density (NSD)

Noise spectral density is the average noise power normalized to a 1 Hz bandwidth, with the DAC converting and producing an output tone.





**SPI PORT**

The AD9102 provides a flexible, synchronous serial communications (SPI) port that allows easy interfacing to ASICs, FPGAs, and industry-standard microcontrollers. The interface allows read/write access to all registers that configure the AD9102 and to the on-chip SRAM. Its data rate can be up to the SCLK clock speed listed in Table 3 and Table 4.

The SPI interface operates as a standard synchronous serial communication port. CS is a low true chip select. When CS goes true, SPI address and data transfer begin. The first bit coming from the SPI master on SDIO is a read/write indicator (high for read, low for write). The next 15 bits are the initial register address. The SPI port automatically increments the register address if CS stays low beyond the first data-word allowing writes to or reads from a set of contiguous addresses.

**Table 12. Command Word**

MSB				LSB			
DB15	DB14	DB13	DB12	...	DB2	DB1	DB0
R/W	A14	A13	A12	...	A2	A1	A0

When the first bit of this command byte is a logic low (R/W bit = 0), the SPI command is a write operation. In this case, SDIO remains an input (see Figure 30).

**Writing to On-Chip SRAM**

The AD9102 includes an internal 4096 × 12 SRAM. The SRAM address space is 0x6000 to 0x6FFF of the AD9102 SPI address map.

**Double SPI for Write for SRAM**

The time to write data to the entire SRAM can be halved using the SPI access mode shown in Figure 32. The SDO/SDI2/DOUT line becomes a second serial data input line, doubling the achievable update rate of the on-chip SRAM. SDO/SDI2/DOUT is write only in this mode. The entire SRAM can be written in  $(2 + 2 \times 4096) \times 8 / (2 \times f_{SCLK})$  seconds.




Figure 32. Double SPI Write of SRAM Data




Figure 30. Serial Register Interface Timing, MSB First Write, 3-Wire SPI

When the first bit of this command byte is a logic high (R/W bit = 1), the SPI command is a read operation. In this case, data is driven out of the SPI port as shown in Figure 31 and Figure 33. The SPI communication finishes after the CS pin goes high.

**Configuration Register Update Procedure**

Most SPI accessible registers are double buffered. An active register set controls operation of the AD9102 during pattern generation. A set of shadow registers stores updated register values. Register updates can be written at any time. When configuration update is complete, the user writes a 1 to the UPDATE bit in the RAMUPDATE register. The UPDATE bit arms the register set for transfer from shadow registers to active registers. The AD9102 performs this transfer automatically the next time the pattern generator is off. This procedure does not apply to the 4k × 14 SRAM. For the SRAM update procedure, see the SRAM section.




Figure 31. Serial Register Interface Timing, MSB First Read, 3-Wire SPI




Figure 33. Serial Register Interface Timing, MSB First Read, 4-Wire SPI

### DAC TRANSFER FUNCTION

The AD9102 DAC provides a differential current output, IOUTP/IOUTN.

The DAC output current equations are as follows:

$$I_{OUTP} = I_{OUTFS} \times DAC\ INPUT\ CODE / 2^{14} \quad (1)$$

$$I_{OUTN} = I_{OUTFS} \times ((2^{14} - 1) - DAC\ INPUT\ CODE) / 2^{14} \quad (2)$$

where  $DAC\ INPUT\ CODE = 0$  to  $2^{14} - 1$ . Full-scale current or DAC Gain  $I_{OUTFS}$  is 32 times  $I_{REF}$ .

$$I_{OUTFS} = 32 \times I_{REF} \quad (3)$$

where  $I_{REF} = V_{REFIO} / R_{SET}$ .

$I_{REF}$  is the current that flows through the  $I_{REF}$  resistor. The  $I_{REF}$  resistor may be on or off chip at the users' discretion. When an on-chip  $R_{SET}$  resistor is in use, DAC gain accuracy can be improved by employing the built-in automatic gain calibration capability.

### ANALOG CURRENT OUTPUTS

Optimum linearity and noise performance of DAC outputs can be achieved when they are connected differentially to an amplifier or a transformer. In these configurations, common-mode signals at the DAC outputs are rejected.

The output compliance voltage specifications listed in Table 1 and Table 2 must be adhered to for the performance specifications in those tables to be met.

### SETTING $I_{OUTFS}$ , DAC GAIN

As expressed in Equation 3, DAC gain ( $I_{OUTFS}$ ) is a function of the reference voltage at the REFIO terminal and  $R_{SET}$ .

#### Voltage Reference

The AD9102 contains an internal 1.0 V nominal band gap reference. The internal reference can be used, or replaced by a more accurate off-chip reference. An external reference can provide tighter reference voltage tolerances and/or lower temperature drift than the on-chip band gap.

By default, the on-chip reference is powered up and ready to be used. When using the on-chip reference, the REFIO terminal needs to be decoupled to AGND using a 0.1  $\mu$ F capacitor as shown in Figure 34.




Figure 34. On-Chip Reference with External  $R_{SET}$  Resistor

Table 13 summarizes reference connections and programming.

Table 13. Reference Operation

Reference Mode	REFIO Pin
Internal	Connect 0.1 $\mu$ F capacitor
External	Connect off-chip reference

When using an external reference, it is recommended to apply the external reference to the REFIO pin.

#### Programming Internal $V_{REFIO}$

The internal REFIO voltage level is programmable.

When the internal voltage reference is in use, the BGDR field in the lower six bits in Register 0x03 adjusts the  $V_{REFIO}$  level. This adds or subtracts up to 20% from the nominal band gap voltage on REFIO. The voltage across the FSADJ resistor tracks this change. As a result,  $I_{REF}$  varies by the same amount. Figure 35 shows  $V_{REFIO}$  vs. BGDR code for an on-chip reference with a default voltage (BGDR = 0x00) of 1.04 V.




Figure 35. Typical  $V_{REFIO}$  Voltage vs. BGDR

#### $R_{SET}$ Resistors

$R_{SET}$  in the where statement for Equation 3 can be an internal resistor or a board level resistor of the user's choosing connected to the FSADJ terminal.

To make use of the on-chip  $R_{SET}$  resistor, set Bit 15 of the FSADJ register to Logic 1. Bits[4:0] of the FSADJ register are used to program values for the on-chip  $R_{SET}$  manually.

#### AUTOMATIC $I_{OUTFS}$ CALIBRATION

Many applications require tight DAC gain control. The AD9102 provides an automatic  $I_{OUTFS}$  calibration procedure used with an on-chip  $R_{SET}$  resistor only. The voltage reference,  $V_{REFIO}$ , can be the on-chip reference or an off-chip reference. The automatic calibration procedure does a fine adjustment of the internal  $R_{SET}$  value and the current,  $I_{REF}$ .

When using automatic calibration, the following board level connections are required:

1. Connect the FSADJ pin and the CAL\_SENSE pin together.
2. Install a resistor between the CAL\_SENSE pin and AGND. To calculate the value of this resistor, use the following equation:

$$R_{CAL\_SENSE} = 32 \times V_{REFIO}/I_{OUTFS}$$

where  $I_{OUTFS}$  is the target full-scale current.

Automatic calibration uses an internal clock. This calibration clock is equal to the DAC clock divided by the division factor chosen by the CAL\_CLK\_DIV bits of Register 0x0D. Each calibration cycle is between 4 and 512 DAC clock cycles, depending on the value of CAL\_CLK\_DIV[2:0]. The frequency of the calibration clock should be less than 500 kHz.

To perform an automatic calibration, the following steps must be followed:

1. Set the calibration ranges in Register 0x008[7:0] and Register 0x0D[5:4] to their minimum values to allow best calibration.
2. Enable the calibration clock bit, CAL\_CLK\_EN, in Register 0x0D.
3. Set the divider ratio for the calibration clock by setting the CAL\_CLK\_DIV[2:0] bits in Register 0x0D. The default is 512.
4. Set the CAL\_MODE\_EN bit in Register 0x0D to Logic 1.
5. Set the START\_CAL bit in Register 0x0E to Logic 1. This begins the calibration of the comparator,  $R_{SET}$ , and gain.
6. The CAL\_MODE flag in Register 0x0D goes to Logic 1 while the part is calibrating. The CAL\_FIN flag in Register 0x0E goes to Logic 1 when the calibration is complete.
7. Set the START\_CAL bit in Register 0x0E to Logic 0.
8. After calibration, verify that the overflow and underflow flags in Register 0x0D are not set (Bits[14:8]). If they are set, change the corresponding calibration range to the next larger range and start from Step 5 again.
9. If no flag is set, read the DAC\_RSET\_CAL and DAC\_GAIN\_CAL values in the DACRSET and DACAGAIN registers respectively and write them into their corresponding DAC\_RSET and DAC\_GAIN register fields.
10. Reset the CAL\_MODE\_EN bit and the calibration clock bit, CAL\_CLK\_EN, in Register 0x0D to Logic 0 to disable the calibration clock.
11. Set the CAL\_MODE\_EN bit in Register 0x0D to Logic 0. This points the  $R_{SET}$  and gain control muxes toward the regular registers.
12. Disable the calibration clock bit CAL\_CLK\_EN in Register 0x0D.

To reset the calibration, pulse the CAL\_RESET bit in Register 0x0D to Logic 1 and Logic 0, pulse the RESET pin, or pulse the RESET bit in the SPICONFIG register.

## CLOCK INPUT

For optimum DAC performance, the AD9102 clock input signal pair (CLKP/CLKN) should be a very low jitter, fast rise time differential signal. The clock receiver generates its own common-mode voltage, requiring these two inputs to be ac-coupled.

Figure 36 shows the recommended interface to a number of Analog Devices LVDS clock drivers that work well with the AD9102. A 100  $\Omega$  termination resistor and two 0.1  $\mu$ F coupling capacitors are used. Figure 38 is an interface to an Analog Devices differential PECL driver. Figure 39 shows a single-ended to differential converter using a balun driving CLKP/CLKN.




Figure 36. Differential LVDS Clock Input

In applications where the analog output signals are at low frequencies, the AD9102 clock input can be driven with a single-ended CMOS signal. Figure 37 shows such an interface. CLKP is driven directly from a CMOS gate, and the CLKN pin is bypassed to ground with a 0.1  $\mu$ F capacitor in parallel with a 39 k $\Omega$  resistor. The optional resistor is a series termination.




Figure 37. Single-Ended 1.8 V CMOS Sample Clock




Figure 38. Differential PECL Sample Clock




Figure 39. Transformer Coupled Clock

**DAC OUTPUT CLOCK EDGE**

The DAC can be configured to output samples on the rising or falling edge of the CLKP/CLKN clock input by configuring the DAC\_INV\_CLK bit in the CLOCKCONFIG register (Register 0x02). This functionality sets the DAC output timing resolution at  $1/(2 \times f_{CLKP/CLKN})$ .

**GENERATING SIGNAL PATTERNS**

The AD9102 can generate three types of signal patterns under control of its programmable pattern generator.

- Continuous waveforms
- Periodic pulse train waveforms that repeat indefinitely
- Periodic pulse train waveforms that repeat a finite number of times

**RUN Bit**

Setting the RUN bit in the PAT\_STATUS register (Register 0x1E) to 1 arms the AD9102 for pattern generation. Clearing this bit shuts down the pattern generator as shown in Figure 43.

**TRIGGER Pin**

A falling edge on the TRIGGER pin starts the generation of a pattern. If the RUN bit is set to 1, the falling edge of the TRIGGER pin starts the pattern generation. As shown in Figure 41, the pattern generator state goes to pattern on a number of CLKP/CLKN clock cycles following the falling edge of the TRIGGER pin. This delay is programmed in the PATTERN\_DELAY bit field.

The rising edge on the TRIGGER pin is a request for termination of pattern generation; see Figure 42.

**PATTERN Bit (Read Only)**

When the read only PATTERN bit in the PAT\_STATUS register is set to 1, it indicates that the pattern generator is in the pattern on state. A 0 indicates that the pattern generator is in the pattern off state.

**Pattern Types**

- Continuous waveforms are output by the DAC for the duration of the pattern on state of the pattern generator. Continuous waveforms ignore pattern periods.
- Periodic pulse trains that repeat indefinitely are waveforms that are output once during each pattern period. Pattern periods occur one after the other as long as the pattern generator is in the pattern on state.

- Periodic pulse trains that repeat a finite number of times are the same as those that repeat indefinitely, except that the waveforms are output during a finite number of consecutive pattern periods.




Figure 40. Periodic Pulse Trains Output on All DACs

**PATTERN GENERATOR PROGRAMMING**

Figure 40 shows periodic pulse train waveforms as seen at the output to each of the DACs. The waveform is generated in each pattern period. The start delay (START\_DLY) is the delay between the start of each pattern period and the start of the waveform. The DAC waveform is a digital signal stored in SRAM and multiplied by the DAC digital gain factor. The SRAM data is read using the DAC address counter.

**Setting Pattern Period**

Two register bit fields are used to set the pattern period. The PAT\_PERIOD\_BASE field in the PAT\_TIMEBASE register sets the number of CLKP/CLKN clocks per PATTERN\_PERIOD LSB. The PATTERN\_PERIOD is programmed in the PAT\_PERIOD register. The longest pattern period available is  $65,535 \times 16/f_{CLKP/N}$ .

**Setting Waveform Start Delay Base**

The waveform start delay base is programmed in the START\_DELAY\_BASE bits of the PAT\_TIMEBASE register (Register 0x28[3:0]). The START\_DELAY register (Register 0x5C) is described in the DAC Input Datapaths section. The start delay base determines how many CLKP/CLKN clock cycles there are per START\_DELAY LSB.




Figure 41. TRIGGER Pin Initiated Pattern Start with Pattern Delay




Figure 42. Trigger Rising Edge Initiated Pattern Stop

11220-042




Figure 43. RUN Bit Driven Pattern Stop

11220-043

## DAC INPUT DATAPATHS

Timing in the DAC datapaths is governed by the pattern generator. The datapath includes a waveform selector, a waveform repeat controller, RAM output and DDS output multiplier (RAM output can amplitude modulate DDS output), DDS cycle counter, DAC digital gain multiplier, and a DAC digital offset summer.

### DAC Digital Gain Multiplier

On its way into the DAC, the samples are multiplied by a 12-bit gain factor that has a range of  $\pm 2.0$ . These gain values are programmed in the DAC\_DGAIN register (Register 0x35).

### DAC Digital Offset Summer

DAC input samples are summed with a 12-bit dc offset value. The dc offset values are programmed in the DACDOF register (Register 0x25).

### DAC Waveform Selectors

Waveform selector inputs are:

- Sawtooth generator output
- Pseudorandom sequence generator output
- DC constant generator output
- Pulsed, phase shifted DDS sine wave output
- RAM output
- Pulsed, phase shifted DDS sine wave output amplitude, modulated by RAM output

Waveform selection for the DAC is made by programming the WAV\_CONFIG register (Register 0x27).

### Pattern Period Repeat Controller

The PATTERN\_RPT bit in the PAT\_TYPE register (Register 0x1F[0]) controls whether the pattern output auto repeats (periodic pulse train repeats indefinitely) or repeats a number of consecutive times defined by the DAC\_REPEAT\_CYCLE bits in Register 0x2B. The latter are periodic pulse trains that repeat a finite number of times.

### Number of DDS Cycles

The DAC input datapath establishes the pulse width of the sine wave output from the DDS in a number of sine wave cycles. The cycle counts are programmed in the DDS\_CYC register.

### DDS Phase Shift

The DAC input datapath shifts the phase of the output of the single common DDS. The phase shift is programmed using the DDS\_PHASE field.

## DOUT FUNCTION

In applications where the AD9102 DAC drives a high voltage amplifier, such as in ultrasound transducer array element driver signal chains, it can be useful to turn on and off each amplifier at precise times relative to the waveform generated by the AD9102 DAC. The SDO/SDI2/DOUT terminal can be configured to provide this function.

The SPI interface needs to be configured in 3-wire mode (Figure 30 and Figure 31). This is accomplished by setting the SPI3WIRE or SPI3WIREM bits in the SPICONFIG register (Register 0x00). When the SPI\_DRV or SPI\_DRVM bits of the SPICONFIG register are set to Logic 1, the SDO/SDI2/DOUT terminal provides the DOUT function.

### Manually Controlled DOUT

If the DOUT\_MODE bit = 0 in the DOUT\_CONFIG register (Register 0x2D), DOUT can be turned on or off using the DOUT\_VAL bit of that same register.

### Pattern Generator Controlled DOUT

Figure 44 depicts the rising edge of a pattern generator controlled DOUT pulse. Figure 45 shows the falling edge. A pattern generator controlled DOUT is set up by setting the DOUT\_MODE bit = 1. Next, the start delay is programmed in the DOUT\_START register (Register 0x2C) and the stop delay is programmed into the DOUT\_STOP bit of the DOUT\_CONFIG register.

DOUT goes high when DOUT\_START[15:0] CLKP/CLKN cycles after the falling edge of the signal input to the TRIGGER pin. DOUT stays high as long as a pattern is being generated. DOUT goes low when DOUT\_STOP[3:0] CLKP/CLKN cycles after the clock edge that causes pattern generation to stop.




Figure 44. DOUT Start Sequence




Figure 45. DOUT Stop Sequence

**DIRECT DIGITAL SYNTHESIZER (DDS)**

The DDS generates sinusoid at a frequency determined by its tuning word input. The tuning word is 24 bits wide. The resolution of DDS tuning is  $f_{CLKP/N}/2^{24}$ . The DDS output frequency is  $DDS\_TW \times f_{CLKP/N}/2^{24}$ .

The DDS tuning word is programmed using one of two methods. For a fixed frequency, the DDSTW\_MSB and DDSTW\_LSB bit fields are programmed with a constant. When the frequency of the DDS needs to change within each pattern period, a sequence of values stored in SRAM is combined with a selection of DDSTW\_MSB bits to form the tuning word.

**SRAM**

The AD9102 4k × 14 SRAM can contain signal samples, amplitude modulation patterns, lists of DDS tuning words, or lists of DDS output phase offset words. Any SRAM data address can be written to and read from the SPI port as long as the SRAM is not actively engaged in pattern generation (RUN bit = 0). To write to any SRAM address, set up the PAT\_STATUS register (Register 0x1E) as follows:

- BUF\_READ = 0
- MEM\_ACCESS = 1
- RUN = 0

To read data from any SRAM address, set up the PAT\_STATUS as follows:

- BUF\_READ = 1
- MEM\_ACCESS = 1
- RUN = 0

The AD9102 allows SPI read/write access to the SRAM while the SRAM is actively engaged in pattern generation (RUN = 1) with some restrictions.

The SPI port address space for SRAM is Location 0x6000 through Location 0x6FFF.

SRAM can be accessed using any of the SPI operating modes shown in Figure 30 through Figure 32. Using the SPI modes of operation shown in Figure 31 and Figure 33, the entire SRAM can be written in  $(2 + 2 \times 4096) \times 8/f_{SCLK}$  seconds.

When the PAT\_STATUS register RUN bit = 1 (pattern generation enabled) data is read using the SRAM address counter. The address counter has a START\_ADDR (start address) and STOP\_ADDR (stop address). During each pattern period, data is read from SRAM after the START\_DELAY period and while each address counter is incrementing.

While the PAT\_STATUS register RUN bit = 1 (pattern generation enabled), data can be written to or read from SRAM via the SPI port outside the address range defined by START\_ADDR and STOP\_ADDR.

**Incrementing Pattern Generation Mode SRAM Address Counters**

The SRAM address counter can be programmed to be incremented by CLKP/CLKN (default) or by the rising edge of the DDS MSB. The DDS\_MSB\_EN bit in the DDS\_CONFIG register makes this selection. For example, DDS MSB can be used to clock the address counter when generating a chirp waveform from the DDS using a list of tuning words in SRAM. Each frequency setting dwells for one DDS output sine wave cycle.

**SAWTOOTH GENERATOR**

When sawtooth is selected in the PRESTORE\_SEL bits in the WAV\_CONFIG register, the sawtooth generator is connected to the DAC digital datapath.

Sawtooth types, shown in Figure 46, are selected using the SAW\_TYPE bits in the SAW\_CONFIG register. The number of samples per sawtooth waveform step is programmed in the SAW\_STEP bits.




Figure 46. Sawtooth Patterns

### PSEUDO RANDOM SIGNAL GENERATOR

The pseudorandom noise generator generates a noise signal on each DAC output when a pseudorandom sequence is selected in the PRESTORE\_SEL fields in the WAV\_CONFIG register. Pseudorandom noise signals are generated as continuous waveforms only.

### DC CONSTANT

A programmable dc current between 0.0 and  $I_{OUTFS}$  can be generated on the DAC when a constant value is selected in the PRESTORE\_SEL bits of the WAV\_CONFIG register. DC constant current is generated as a continuous waveform only.

The dc current level is programmed by writing to the DAC\_CONST field in the appropriate DAC\_CST register.

### POWER SUPPLY NOTES

The AD9102 supply rails are specified in Table 9. The AD9102 includes three on-chip linear regulators. The supply rails driven by these regulators are run at 1.8 V. Some usage rules for these regulators include:

- When CLKVDD is 2.5 V or higher, the 1.8 V on-chip CLDO regulator may be used. If CLKVDD = 1.8 V, the CLDO regulator must be disabled by setting the PDN\_LDO\_CLK bit in the POWERCONFIG register. CLKVDD and CLDO are connected together.

- When DVDD is 2.5 V or higher, the 1.8 V on-chip DLDO1 and DLDO2 regulators may be used. If DVDD is 1.8 V, the DLDO1 and DLDO2 regulators must be disabled by setting the PDN\_LDO\_DIG1 and PDN\_LDO\_DIG2 bits in the POWERCONFIG register. DVDD, DLDO1, and DLDO2 are connected together.

### POWER DOWN CAPABILITIES

The POWERCONFIG register lets the user place the AD9102 in a reduced power dissipation configuration while the CLKP/CLKN input is running and the power supplies are on. The DAC can be put to sleep by setting the DAC\_SLEEP bit in the POWERCONFIG register. Clocking of the waveform generator and the DACs can be turned on and off by setting the CLK\_PDN bit in the CLOCKCONFIG register. Taking these actions places the AD9102 in the power down mode, specified in Table 8.



# APPLICATIONS INFORMATION

## SIGNAL GENERATION EXAMPLES

Figure 47 shows a waveform stored in the 4k × 14 SRAM in an address segment defined by the START\_ADDR and STOP\_ADDR being output by the DAC. The waveform is repeated once during each pattern period. In each pattern period, a start delay is executed, then the pattern is read from SRAM.




Figure 47. Pattern in SRAM

Figure 48 shows a pulsed sine wave generated by the DAC. The DDS generates a sine wave at a programmed frequency. The DAC input datapath is programmed with a start delay and a number of sine wave cycles to output.




Figure 48. Pulsed Sine Wave in Pattern Periods

Figure 49 shows a sawtooth wave shape generated by the DAC in successive pattern periods with a start delay.




Figure 49. Pulsed Sawtooth Waveform in Pattern Periods

Figure 50 shows the DAC outputting a sine wave modulated by an amplitude envelope. The sine wave is generated by the DDS, and the amplitude envelope is stored in SRAM. A start delay and a digital gain factor are applied in the DAC input datapath.




Figure 50. DDS Output Amplitude Modulated by SRAM Envelope

Figure 51 and Figure 52 show the DAC generating continuous waveforms, one with start delays, one without.




Figure 51. Waveform with Start Delays



Figure 52. Waveform Without Start Delays

Figure 53 shows an FSK modulated signal generated using a list of DDS tuning word bit fields stored in SRAM. The SRAM address counter is incremented by the rising edge of the DDS output MSB.




Figure 53. FSK Modulated Signal

## REGISTER MAP

Table 14. Register Summary

Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW	
0x00	SPICONFIG	[15:8]	LSBFIRST	SPI3WIRE	RESET	DOUBLESPI	SPI_DRV	DOUT_EN	RESERVED[9:8]			0x0000	RW
		[7:0]	RESERVED[7:6]			DOUT_ENM	SPI_DRVM	DOUBLESPIM	RESETM	SPI3WIREM	LSBFIRSTM		
0x01	POWERCONFIG	[15:8]	RESERVED				CLK_LDO_STAT	DIG1_LDO_STAT	DIG2_LDO_STAT	PDN_LDO_CLK		0x0000	RW
		[7:0]	PDN_LDO_DIG1	PDN_LDO_DIG2	REF_PDN	REF_EXT	DAC_SLEEP	RESERVED					
0x02	CLOCKCONFIG	[15:8]	RESERVED				DIS_CLK	RESERVED			0x0000	RW	
		[7:0]	DIS_DCLK	CLK_SLEEP	CLK_PDN	EPS	DAC_INV_CLK	RESERVED					
0x03	REFADJ	[15:8]	RESERVED[15:8]								0x0000	RW	
		[7:0]	RESERVED[7:6]			BGDR							
0x07	DACAGAIN	[15:8]	RESERVED	DAC_GAIN_CAL						0x0000	RW		
		[7:0]	RESERVED	DAC_GAIN									
0x08	DACRANGE	[15:8]	RESERVED								0x0000	RW	
		[7:0]	RESERVED						DAC_GAIN_RNG				
0x0C	DACRSET	[15:8]	DAC_RSET_EN	RESERVED			DAC_RSET_CAL				0x000A	RW	
		[7:0]	RESERVED			DAC_RSET							
0x0D	CALCONFIG	[15:8]	RESERVED	COMP_OFFSET_OF	COMP_OFFSET_UF	RSET_CAL_OF	RSET_CAL_UF	GAIN_CAL_OF	GAIN_CAL_UF	CAL_RESET	0x0000	RW	
		[7:0]	CAL_MODE	CAL_MODE_EN	COMP_CAL_RNG		CAL_CLK_EN	CAL_CLK_DIV					
0x0E	COMPOFFSET	[15:8]	RESERVED	COMP_OFFSET_CAL							0x0000	RW	
		[7:0]	RESERVED						AL_FIN	TART_CAL			
0x1D	RAMUPDATE	[15:8]	RESERVED[15:8]								0x0000		
		[7:0]	RESERVED[7:1]							UPDATE			
0x1E	PAT_STATUS	[15:8]	RESERVED[15:8]								0x0000	RW	
		[7:0]	RESERVED[7:4]				BUF_READ	MEM_ACCESS	PATTERN	RUN			
0x1F	PAT_TYPE	[15:8]	RESERVED[15:8]								0x0000	RW	
		[7:0]	RESERVED[7:1]							PATTERN_RPT			
0x20	PATTERN_DLY	[15:8]	PATTERN_DELAY[15:8]								0x000E	RW	
		[7:0]	PATTERN_DELAY[7:0]										
0x25	DACDOF	[15:8]	DAC_DIG_OFFSET[15:8]								0x0000	RW	
		[7:0]	DAC_DIG_OFFSET[7:5]				RESERVED						
0x27	WAV_CONFIG	[15:8]	RESERVED								0x0000	RW	
		[7:0]	RESERVED	PRESTORE_SEL			RESERVED	CH_ADD	WAVE_SEL				
0x28	PAT_TIMEBASE	[15:8]	RESERVED				HOLD				0x0111	RW	
		[7:0]	PAT_PERIOD_BASE				START_DELAY_BASE						
0x29	PAT_PERIOD	[15:8]	PATTERN_PERIOD[15:8]								0x8000	RW	
		[7:0]	PATTERN_PERIOD[7:0]										
0x2B	DAC_PAT	[15:8]	RESERVED								0x0101	RW	
		[7:0]	DAC_REPEAT_CYCLE										
0x2C	DOUT_START	[15:8]	DOUT_START[15:8]								0x0003	RW	
		[7:0]	DOUT_START[7:0]										
0x2D	DOUT_CONFIG	[15:8]	RESERVED[15:8]								0x0000	RW	
		[7:0]	RESERVED[7:6]			DOUT_VAL	DOUT_MODE	DOUT_STOP					
0x31	DAC_CST	[15:8]	DAC_CONST[15:8]								0x0000	RW	
		[7:0]	DAC_CONST[7:5]				RESERVED						
0x35	DAC_DGAIN	[15:8]	DAC_DIG_GAIN[15:8]								0x0000	RW	
		[7:0]	DAC_DIG_GAIN[7:5]				RESERVED						
0x37	SAW_CONFIG	[15:8]	RESERVED						RESERVED		0x0000	RW	
		[7:0]	SAW_STEP						SAW_TYPE				
0x38 to 0x3D	RESERVED		RESERVED										
0x3E	DDS_TW32	[15:8]	DDSTW_MSB[15:8]								0x0000	RW	
		[7:0]	DDSTW_MSB[7:0]										

Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW	
0x3F	DDS_TW1	[15:8]	DDSTW_LSB								0x0000	RW	
		[7:0]	RESERVED										
0x43	DDS_PW	[15:8]	DDS_PHASE[15:8]								0x0000	RW	
		[7:0]	DDS_PHASE[7:0]										
0x44	TRIG_TW_SEL	[15:8]	RESERVED[15:8]								0x0000	RW	
		[7:0]	RESERVED[7:2]						TRIG_DELAY_EN	RESERVED			
0x45	DDS_CONFIG	[15:8]	RESERVED								0x0000	RW	
		[7:0]	RESERVED				DDS_COS_EN	DDS_MSB_EN	PHASE_MEM_EN	TW_MEM_EN			
0x47	TW_RAM_CONFIG	[15:8]	RESERVED				RESERVED				0x0000	RW	
		[7:0]	RESERVED				TW_MEM_SHIFT						
0x5C	START_DELAY	[15:8]	START_DELAY[15:8]								0x0000	RW	
		[7:0]	START_DELAY[7:0]										
0x5D	START_ADDR	[15:8]	START_ADDR[15:8]								0x0000	RW	
		[7:0]	START_ADDR[7:5]				RESERVED						
0x5E	STOP_ADDR	[15:8]	STOP_ADDR[15:8]								0x0000	RW	
		[7:0]	STOP_ADDR[7:5]				RESERVED						
0x5F	DDS_CYC	[15:8]	DDS_CYC[15:8]								0x0001	RW	
		[7:0]	DDS_CYC[7:0]										
0x60	CFG_ERROR	[15:8]	ERROR_CLEAR		RESERVED							0x0000	R
		[7:0]	RESERVED		DOUT_START_LG_ERR	PAT_DLY_SHORT_ERR	DOUT_START_SHORT_ERR	PERIOD_SHORT_ERR	ODD_ADDR_ERR	MEM_READ_ERR			
0x6000 to 0x6FFF	SRAM_DATA	[15:8]	RESERVED				SRAM_DATA[11:8]				N/A	RW	
		[7:0]	SRAM_DATA[7:0]										

## REGISTER DESCRIPTIONS

### SPI Control Register (SPICONFIG, Address 0x00)

Table 15. Bit Descriptions for SPICONFIG

Bits	Bit Name	Settings	Description	Reset	Access
15	LSBFIRST	0 1	LSB first selection. MSB first per SPI standard (default). LSB first per SPI standard.	0x0	RW
14	SPI3WIRE	0 1	Selects if SPI is using 3-wire or 4-wire interface. 4-wire SPI. 3-wire SPI.	0x0	RW
13	RESET	0 1	Executes software reset of SPI and controllers, reloads default register values, except Register 0x00. Normal status. Reset whole register map, except 0x0000.	0x0	RW
12	DOUBLESPI	0 1	Double SPI data line. The SPI port has only 1 data line and can be used as a 3-wire or 4-wire interface. The SPI port has two data lines both bi-directional defining a pseudo dual 3-wire interface where CS and SCLK are shared between the two ports. This mode is available only for RAM data read or write.	0x0	RW
11	SPI_DRV	0 1	Double drive ability for SPI output. Single SPI output drive ability. Two time drive ability on SPI output.	0x0	RW
10	DOUT_EN	0 1	Enable DOUT signal on SDO/SDI2/DOUT pin. SDO/SDI2 function input/output. DOUT function output.	0x0	RW
[9:6]	RESERVED				RW
5	DOUT_ENM <sup>1</sup>		Enable DOUT signal on SDO/SDI2/DOUT pin.		RW
4	SPI_DRVM <sup>1</sup> DOUBLESPIM <sup>1</sup>		Double drive ability for SPI output. Double SPI data line.	0x0 0x0	RW RW
2	RESETM <sup>1</sup>		Executes software reset of SPI and controllers, reloads default register values, except Register 0x00.	0x0	RW
1	SPI3WIREM <sup>1</sup>		Selects whether SPI uses a 3-wire or 4-wire interface.	0x0	RW
0	LSBFIRSTM <sup>1</sup>		LSB first selection.	0x0	RW

<sup>1</sup> SPICONFIG[10:15] must always be set to the mirror of SPICONFIG[5:0] to allow easy recovery of the SPI operation when LSBFIRST bit is set incorrectly. (Bit 15 = Bit 0, Bit 14 = Bit 1, Bit 13 = Bit 2, Bit 12 = Bit 3, Bit 11 = Bit 4, and Bit 10 = Bit 5.)

### Power Status Register (POWERCONFIG, Address 0x01)

Table 16. Bit Descriptions for POWERCONFIG

Bits	Bit Name	Settings	Description	Reset	Access
[15:12]	RESERVED			0x0	RW
11	CLK_LDO_STAT		Read-only flag indicating CLKVDD LDO is on.	0x0	R
10	DIG1_LDO_STAT		Read-only flag indicating DVDD1 LDO is on.	0x0	R
9	DIG2_LDO_STAT		Read-only flag indicating DVDD2 LDO is on.	0x0	R
8	PDN_LDO_CLK		Disable the CLKVDD LDO. An external supply is required.	0x0	RW
7	PDN_LDO_DIG1		Disable the DVDD1 LDO. An external supply is required.	0x0	RW
6	PDN_LDO_DIG2		Disable the DVDD2 LDO. An external supply is required.	0x0	RW
5	REF_PDN		Power down on-chip REFIO.	0x0	RW
4	REF_EXT		Always set to 0.	0x0	RW
3	DAC_SLEEP		Disable DAC output current.	0x0	RW
2	RESERVED		Disable DAC2 output current.	0x0	RW
1	RESERVED		Disable DAC3 output current.	0x0	RW
0	RESERVED		Disable DAC4 output current.	0x0	RW

**Clock Control Register (CLOCKCONFIG, Address 0x02)**

Table 17. Bit Descriptions for CLOCKCONFIG

Bits	Bit Name	Settings	Description	Reset	Access
[15:12]	RESERVED			0x0	RW
11	DIS_CLK		Disable the analog clock to the DAC output of the clock distribution block.	0x0	RW
10	RESERVED			0x0	RW
9	RESERVED		Disable the analog clock to the DAC3 output of the clock distribution block.	0x0	RW
8	RESERVED		Disable the analog clock to the DAC4 output of the clock distribution block.	0x0	RW
7	DIS_DCLK		Disable the clock to core digital block.	0x0	RW
6	CLK_SLEEP		Enables a very low power clock mode.	0x0	RW
5	CLK_PDN		Disables and powers down the main clock receiver. No clocks are active in the part.	0x0	RW
4	EPS		Enable Power Save. This enables a low power option for clock receiver but maintains low jitter performance on the DAC clock rising edge. The DAC clock falling edge is substantially degraded.	0x0	RW
3	DAC_INV_CLK		Cannot use EPS while using this bit. Inverts the clock inside DAC Core 1 allowing a 180° phase shift in DAC update timing.	0x0	RW
[2:0]	RESERVED			0x0	RW

**Reference Resistor Register (REFADJ, Address 0x03)**

Table 18. Bit Descriptions for REFADJ

Bits	Bit Name	Settings	Description	Reset	Access
[15:6]	RESERVED			0x000	RW
[5:0]	BGDR		Adjusts the on-chip REFIO voltage level (see Figure 35).	0x00	RW

**DAC Analog Gain Register (DACAGAIN, Address 0x07)**

Table 19. Bit Descriptions for DACAGAIN

Bits	Bit Name	Settings	Description	Reset	Access
15	RESERVED			0x0	RW
[14:8]	DAC_GAIN_CAL		DAC analog gain calibration output; read only	0x00	R
7	RESERVED			0x0	RW
[6:0]	DAC_GAIN		DAC analog gain control while not in calibration mode, twos complement	0x00	RW

**DAC Analog Gain Range Register (DACRANGE, Address 0x08)**

Table 20. Bit Descriptions for DACRANGE

Bits	Bit Name	Settings	Description	Reset	Access
[15:2]	RESERVED			0x00	RW
[1:0]	DAC_GAIN_RNG		DAC gain range control.	0x0	RW

**FSADJ Register (DACRSET, Address 0x0C)**

Table 21. Bit Descriptions for DACRSET

Bits	Bit Name	Settings	Description	Reset	Access
15	DAC_RSET_EN		To write, enable the internal R <sub>SET</sub> resistor for the DAC. To read, enable R <sub>SET</sub> for DAC 1 during calibration mode.	0x0	RW
[14:13]	RESERVED			0x0	RW
[12:8]	DAC_RSET_CAL		Digital control for the value of the R <sub>SET</sub> resistor for the DAC after calibration; read only.	0x00	R
[7:5]	RESERVED			0x0	RW
[4:0]	DAC_RSET		Digital control to set the value of the R <sub>SET</sub> resistor in the DAC .	0x0A	RW

**Calibration Register (CALCONFIG, Address 0x0D)**

Table 22. Bit Descriptions for CALCONFIG

Bits	Bit Name	Settings	Description	Reset	Access
15	RESERVED			0x0	RW
14	COMP_OFFSET_OF		Compensation offset calibration value overflow.	0x0	R
13	COMP_OFFSET_UF		Compensation offset calibration value underflow.	0x0	R
12	RSET_CAL_OF		R <sub>SET</sub> calibration value overflow.	0x0	R
11	RSET_CAL_UF		R <sub>SET</sub> calibration value underflow.	0x0	R
10	GAIN_CAL_OF		Gain calibration value overflow.	0x0	R
9	GAIN_CAL_UF		Gain calibration value underflow.	0x0	R
8	CAL_RESET		Pulse this bit high and low to reset the calibration results.	0x0	RW
7	CAL_MODE		Read-only flag indicating calibration is being used.	0x0	R
6	CAL_MODE_EN		Enables the gain calibration circuitry.	0x0	RW
[5:4]	COMP_CAL_RNG		Offset calibration range.	0x0	RW
3	CAL_CLK_EN		Enables the calibration clock to the calibration circuitry.	0x0	RW
[2:0]	CAL_CLK_DIV		Sets divider from the DAC clock to the calibration clock.	0x0	RW

**Comp Offset Register (COMPOFFSET, Address 0x0E)**

Table 23. Bit Descriptions for COMPOFFSET

Bits	Bit Name	Settings	Description	Reset	Access
15	RESERVED			0x0	RW
[14:8]	COMP_OFFSET_CAL		The result of the offset calibration for the comparator.	0x00	R
[7:2]	RESERVED			0x00	RW
1	CAL_FIN		Read-only flag indicating calibration is completed.	0x0	R
0	START_CAL		Start a calibration cycle.	0x0	RW

**Update Pattern Register (RAMUPDATE, Address 0x1D)**

Table 24. Bit Descriptions for RAMUPDATE

Bits	Bit Name	Settings	Description	Reset	Access
[15:1]	RESERVED			0x0000	RW
0	UPDATE		Update all SPI settings with a new configuration (self-clearing).	0x0	RW

**Command/Status Register (PAT\_STATUS, Address 0x1E)**

Table 25. Bit Descriptions for PAT\_STATUS

Bits	Bit Name	Settings	Description	Reset	Access
[15:3]	RESERVED			0x000	RW
3	BUF_READ		Read back from updated buffer.	0x0	RW
2	MEM_ACCESS		Memory SPI access enable.	0x0	RW
1	PATTERN		Status of pattern being played, read only.	0x0	R
0	RUN		Allows the pattern generation, and stop pattern after trigger.	0x0	RW

**Command/Status Register (PAT\_TYPE, Address 0x1F)**

Table 26. Bit Descriptions for PAT\_TYPE

Bits	Bit Name	Settings	Description	Reset	Access
[15:1]	RESERVED			0x0000	RW
0	PATTERN_RPT	0 1	Setting this bit allows the pattern to repeat a number of times defined in Register 0x002B. Pattern continuously runs. Pattern repeats the number of times defined in Register 0x002B.	0x0	RW

**Trigger Start to Real Pattern Delay Register (PATTERN\_DLY, Address 0x20)**

Table 27. Bit Descriptions for PATTERN\_DLY

Bits	Bit Name	Settings	Description	Reset	Access
[15:0]	PATTERN_DELAY		Time between when the TRIGGER pin is low and the pattern starts in number of DAC clock cycles + 1.	0x000E	RW

**DAC Digital Offset Register (DACDOF, Address 0x25)**

Table 28. Bit Descriptions for DACDOF

Bits	Bit Name	Settings	Description	Reset	Access
[15:4]	DAC_DIG_OFFSET		DAC digital offset.	0x0000	RW
[3:0]	RESERVED			0x0	RW

**Wave Select Register (WAV\_CONFIG, Address 0x27)**

Table 29. Bit Descriptions for WAV\_CONFIG

Bits	Bit Name	Settings	Description	Reset	Access
[15:10]	RESERVED			0x0	RW
[9:8]	RESERVED			0x1	RW
[17:6]	RESERVED			0x0	RW
[5:4]	PRESTORE_SEL	0 1 2 3	Constant value held into DAC constant value MSB/LSB register. Sawtooth at the frequency defined in the DAC sawtooth configuration register. Pseudorandom sequence. DDS output.	0x0	RW
3	RESERVED			0x0	RW
2	CH_ADD	0	Normal operation for the DAC.	0x0	RW
[1:0]	WAVE_SEL	0 1 2 3	Waveform read from RAM between START_ADDR and STOP_ADDR. Prestored waveform. Prestored waveform using START_DELAY and PATTERN_PERIOD. Prestored waveform modulated by waveform from RAM.	0x1	RW

**DAC Time Control Register (PAT\_TIMEBASE, Address 0x28)**

Table 30. Bit Descriptions for PAT\_TIMEBASE

Bits	Bit Name	Settings	Description	Reset	Access
[15:12]	RESERVED			0x0	RW
[11:8]	HOLD		The number of times the DAC value holds the sample (0 = DAC holds for 1 sample).	0x1	RW
[7:4]	PAT_PERIOD_BASE		The number of DAC clock periods per PATTERN_PERIOD LSB (0 = PATTERN_PERIOD LSB = 1 DAC clock period).	0x1	RW
[3:0]	START_DELAY_BASE		The number of DAC clock periods per START_DELAY $\times$ LSB (0 = START_DELAY $\times$ LSB = 1 DAC clock period).	0x1	RW

**Pattern Period Register (PAT\_PERIOD, Address 0x29)**

Table 31. Bit Descriptions for PAT\_PERIOD

Bits	Bit Name	Settings	Description	Reset	Access
[15:0]	PATTERN_PERIOD		Pattern period register.	0x8000	RW

**DAC Pattern Repeat Cycles Register (DAC\_PAT, Address 0x2B)**

Table 32. Bit Descriptions for DAC\_PAT

Bits	Bit Name	Settings	Description	Reset	Access
[15:8]	RESERVED			0x01	RW
[7:0]	DAC_REPEAT_CYCLE		The number of DAC pattern repeat cycles + 1.	0x01	RW

**TRIGGER Start to DOUT Signal Register (DOUT\_START, Address 0x2C)**

Table 33. Bit Descriptions for DOUT\_START

Bits	Bit Name	Settings	Description	Reset	Access
[15:0]	DOUT_START		Time between when the TRIGGER pin is low and DOUT signal is high in the number of DAC clock cycles.	0x0003	RW

**DOUT CONFIG Register (DOUT\_CONFIG, Address 0x2D)**

Table 34. Bit Descriptions for DOUT\_CONFIG

Bits	Bit Name	Settings	Description	Reset	Access
[15:6]	RESERVED			0x000	RW
5	DOUT_VAL		Manually sets the DOUT signal value; it is valid only when DOUT_MODE = 0 (manual mode).	0x0	RW
4	DOUT_MODE	0x0 0x1	Set different enable signal mode. DOUT pin is output from SDO/SDI2/DOUT pin and manually controlled by Bit 5, DOUT_EN in Register 0x00 must be set to use this feature. DOUT pin is output from SDO/SDI2/DOUT. The pin is controlled by DOUT_START and DOUT_STOP. DOUT_EN in Register 0x00 must be set to use this feature.	0x0	RW
[3:0]	DOUT_STOP		Time between pattern end and DOUT signal low in number of DAC clock cycles.	0x0	RW

**DAC Constant Value Register (DAC\_CST, Address 0x31)**

Table 35. Bit Descriptions for DAC\_CST

Bits	Bit Name	Settings	Description	Reset	Access
[15:4]	DAC_CONST		Most significant byte of DAC constant value	0x0000	RW
[3:0]	RESERVED			0x0	RW



**DAC Digital Gain Register (DAC\_DGAIN, Address 0x35)**

Table 36. Bit Descriptions for DAC\_DGAIN

Bits	Bit Name	Settings	Description	Reset	Access
[15:4]	DAC_DIG_GAIN		DAC digital gain. Range +2 to -2.	0x000	RW
[3:0]	RESERVED			0x0	RW

**DAC Sawtooth Config Register (SAW\_CONFIG, Address 0x37)**

Table 37. Bit Descriptions for SAW\_CONFIG

Bits	Bit Name	Settings	Description	Reset	Access
[15:8]	RESERVED			0x01	RW
[7:2]	SAW_STEP		Number of samples per step for the DAC.	0x01	RW
[1:0]	SAW_TYPE	0 1 2 3	The type of sawtooth (positive, negative or triangle) for DAC. Ramp up sawtooth wave. Ramp down sawtooth wave. Triangle sawtooth wave. No wave, zero.	0x0	RW

**DDS Tuning Word MSB Register (DDS\_TW32, Address 0x3E)**

Table 38. Bit Descriptions for DDS\_TW32

Bits	Bit Name	Settings	Description	Reset	Access
[15:0]	DDSTW_MSB		DDS tuning word MSB.	0x0000	RW

**DDS Tuning Word LSB Register (DDS\_TW1, Address 0x3F)**

Table 39. Bit Descriptions for DDS\_TW1

Bits	Bit Name	Settings	Description	Reset	Access
[15:8]	DDSTW_LSB		DDS tuning word LSB.	0x00	RW
[7:0]	RESERVED			0x00	RW

**DDS Phase Offset Register (DDS\_PW, Address 0x43)**

Table 40. Bit Descriptions for DDS1\_PW

Bits	Bit Name	Settings	Description	Reset	Access
[15:0]	DDS_PHASE		DDS phase offset.	0x0000	RW

**Pattern Control 1 Register (TRIG\_TW\_SEL, Address 0x44)**

Table 41. Bit Descriptions for TRIG\_TW\_SEL

Bits	Bit Name	Settings	Description	Reset	Access
[15:2]	RESERVED			0x0000	RW
1	TRIG_DELAY_EN	0 1	Enable start delay as trigger delay for all 4 channels. Delay repeats for all patterns. Delay is only at the start of first pattern.	0x0	RW
0	RESERVED			0x0	RW

**Pattern Control 2 Register (DDS\_CONFIG, Address 0x45)**

Table 42. Bit Descriptions for DDS\_CONFIG

Bits	Bit Name	Settings	Description	Reset	Access
[15:4]	RESERVED			0x0	RW
3	DDS_COS_EN		Enables DDS cosine output of DDS instead of sine wave.	0x0	RW
2	DDS_MSB_EN		Selects the SRAM address counter clock as CLKP/CLKN when set to 0x0, DDS MSB when set to 0x1.	0x0	RW
1	PHASE_MEM_EN	0x1 0x0	Selects the SRAM as source of DDS phase offset input. Selects the DDS_PW as the source of DDS offset.	0x0	RW
0	TW_MEM_EN	0x1 0x0	Selects the SRAM and DDS_TW registers as configured in the TW_RAM_CONFIG register as the source of DDS tuning word input. Selects the DDS_TW registers as the source for DS tuning words	0x0	RW

**TW\_RAM\_CONFIG Register (TW\_RAM\_CONFIG, Address 0x47)**

Table 43. Bit Descriptions for TW\_RAM\_CONFIG

Bits	Bit Name	Settings	Description	Reset	Access
[15:5]	RESERVED			0x000	RW
[4:0]	TW_MEM_SHIFT	0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0A 0x0B 0x0C 0x0D 0x0E 0x0F 0x10 x	TW_MEM_EN1 is set. This register controls the right shift bit when memory data merge to DDS1TW. DDSTW = {RAM[13:0],10'b0} DDSTW = {DDSTW[23],RAM[13:0],9'b0} DDSTW = {DDSTW[23:22],RAM[13:0],8'b0} DDSTW = {DDSTW[23:21],RAM[13:0],7'b0} DDSTW = {DDSTW[23:20],RAM[13:0],6'b0} DDSTW = {DDSTW[23:19],RAM[13:0],5'b0} DDSTW = {DDSTW[23:18],RAM[13:0],4'b0} DDSTW = {DDSTW[23:17],RAM[13:0],3'b0} DDSTW = {DDSTW[23:16],RAM[13:0],2'b0} DDSTW = {DDSTW[23:15],RAM[13:0],1'b0} DDSTW = {DDSTW[23:14],RAM[13:0]} DDSTW = {DDSTW[23:13],RAM[13:1]} DDSTW = {DDSTW[23:12],RAM[13:2]} DDSTW = {DDSTW[23:11],RAM[13:3]} DDSTW = {DDSTW[23:10],RAM[13:4]} DDSTW = {DDSTW[23:9],RAM[13:5]} DDSTW = {DDSTW[23:8],RAM[13:6]} Reserved	0x00	RW

**Start Delay Register (START\_DLY, Address 0x5C)**

Table 44. Bit Descriptions for START\_DLY

Bits	Bit Name	Settings	Description	Reset	Access
[15:0]	START_DELAY		Start delay of DAC.	0x0000	RW

**Start Address Register (START\_ADDR, Address 0x5D)**

Table 45. Bit Descriptions for START\_ADDR

Bits	Bit Name	Settings	Description	Reset	Access
[15:4]	START_ADDR		RAM address where DAC starts to read waveform.	0x000	RW
[3:0]	RESERVED			0x0	RW

**Stop Address Register (STOP\_ADDR, Address 0x5E)**

Table 46. Bit Descriptions for STOP\_ADDR

Bits	Bit Name	Settings	Description	Reset	Access
[15:4]	STOP_ADDR		RAM address where DAC stops to read waveform.	0x000	RW
[3:0]	RESERVED			0x0	RW

**DDS Cycles Register (DDS\_CYC, Address 0x5F)**

Table 47. Bit Descriptions for DDS\_CYC


Bits	Bit Name	Settings	Description	Reset	Access
[15:0]	DDS_CYC		Number of sine wave cycles when a DDS prestored waveform with start and stop delays is selected for the DAC output.	0x0001	RW

**Configuration Error Register (CFG\_ERROR, Address 0x60)**

Table 48. Bit Descriptions for CFG\_ERROR

Bits	Bit Name	Settings	Description	Reset	Access
15	ERROR_CLEAR		Write this bit to clear all errors.	0x0	R
[14:6]	RESERVED			0x000	R
5	DOUT_START_LG_ERR		When the DOUT_START value is larger than the pattern delay, this error is toggled.	0x0	R
4	PAT_DLY_SHORT_ERR		When the pattern delay value is smaller than the default value, this error is toggled.	0x0	R
2	DOUT_START_SHORT_ERR		When the DOUT_START value is smaller than the default value, this error is toggled.	0x0	R
2	PERIOD_SHORT_ERR		When the period register setting value is smaller than the pattern play cycle, this error is toggled.	0x0	R
1	ODD_ADDR_ERR		When the memory pattern play is not of even length in trigger delay mode, this error flag is toggled.	0x0	R
0	MEM_READ_ERR		When there is a memory read conflict, this error flag is toggled.	0x0	R

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WHHD-5

Figure 54. 32-Lead Lead Frame Chip Scale Package [LFCS]  
5 mm × 5 mm Body and 0.75 mm Package Height  
(CP-32-12)

Dimensions shown in millimeters

ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
AD9102BCPZ	-40°C to +85°C	32-Lead LFCSP	CP-32-12
AD9102BCPZRL7	-40°C to +85°C	32-Lead LFCSP	CP-32-12
AD9102-EBZ		Evaluation Board	

<sup>1</sup> Z = RoHS Compliant Part.